English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52170415    Online Users :  752
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 461051-461075 of 2348487  (93940 Page(s) Totally)
<< < 18438 18439 18440 18441 18442 18443 18444 18445 18446 18447 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣科技大學 2012 Hardness, yield strength, and plastic flow in thin film metallic-glass Ye, J.C.;Chu, J.P.;Chen, Y.C.;Wang, Q.;Yang, Y.
國立政治大學 2003 Hardships of student life Tzou, Byron; 鄒念祖
臺大學術典藏 2020-06-11T06:45:58Z Hardware accelerated aerial image simulation by FPGA Jamleh, H.;Chung-Ping Chen, C.; Jamleh, H.; Chung-Ping Chen, C.; CHUNG-PING CHEN
臺大學術典藏 2018-09-10T08:18:46Z Hardware Accelerated Embedded System for Face Detection and Facial Expression Recognition Ren C. Luo;S H,Liu; Ren C. Luo; S H,Liu; REN-CHYUAN LUO
臺大學術典藏 2018-09-10T08:19:21Z Hardware Accelerated XML Parsers with Well Form Checkers and Abstract Classification Tables Sheng-De Wang;Chun-Wei Chen;Michael Pan;n Chih-Hao Hsu; Sheng-De Wang; Chun-Wei Chen; Michael Pan; n Chih-Hao Hsu; SHENG-DE WANG
臺大學術典藏 2018-09-10T09:42:23Z Hardware acceleration for proton beam Monte Carlo simulation Tsai, M.-Y.;Hung, S.-H.; Tsai, M.-Y.; Hung, S.-H.; SHIH-HAO HUNG
臺大學術典藏 2020-05-04T08:04:36Z Hardware acceleration for proton beam Monte Carlo simulation. SHIH-HAO HUNG; Hung, Shih-Hao; Tsai, Min-Yu; Tsai, Min-Yu;Hung, Shih-Hao
淡江大學 2009-06-26 Hardware accelerator design for image process 李世安
淡江大學 2012-08 Hardware accelerator design for image processing Li, Shih-an; Wong, Ching-chang; Yang, Ching-yang; Chen, Li-feng
淡江大學 2012-08 Hardware accelerator design for image processing Li, Shih-An; Wong, Ching-Chang; Yang, Ching-Yang; Chen, Li-Feng
淡江大學 2012-08 Hardware Accelerator Design for Image Processing Li, S.A.; Wong, C.C.; Yang, C.Y.; Chen, L.F.
淡江大學 2012-08-20 Hardware accelerator design for image processing Li, S.A.;Wong, C.C.;Yang, C.Y.;Chen, L.F.
國立高雄第一科技大學 2005.04 Hardware Accelerator for Vector Quantization by Using Pruned Look-Up Table Wang, Pi-Chung;Lee, Chun-Liang;Chang, Hung-Yi;Chen, Tung-Shou; 張弘毅
國立高雄第一科技大學 2005-05 Hardware Accelerator for Vector Quantization by Using Pruned Look-Up Table Wang, Pi-Chung;Lee, Chun-Liang;Chang, Hung-Yi;Chen, Tung-Shou; 張弘毅
南台科技大學 2017 Hardware and Software Cooperative Control System for Die-Cutting Machine Tool Su, Chia-Hsiang; Lin, Horng-Horng; Liu, Yu-Shih
國立臺灣大學 2008 Hardware architecture design and implementation of ray-triangle intersection with bounding volume hierarchies Chang, Chen-Haur; Lee, Chuan-Yiu; Chien, Shao-Yi
臺大學術典藏 2018-09-10T07:03:44Z Hardware architecture design and implementation of ray-triangle intersection with bounding volume hierarchies Chang, Chen-Haur; Lee, Chuan-Yiu; Chien, Shao-Yi; SHAO-YI CHIEN
臺大學術典藏 2004-05 Hardware architecture design for H.264/AVC intra frame coder Huang, Yu-Wen; Hsieh, Bing-Yu; Chen, Tung-Chien; Chen, Liang-Gee; Huang, Yu-Wen; Hsieh, Bing-Yu; Chen, Tung-Chien; Chen, Liang-Gee
國立臺灣大學 2004-05 Hardware architecture design for H.264/AVC intra frame coder Huang, Yu-Wen; Hsieh, Bing-Yu; Chen, Tung-Chien; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:47:21Z Hardware architecture design for H.264/AVC intra frame coder Huang, Y.-W.; Hsieh, B.-Y.; Chen, T.-C.; Chen, L.-G.; Huang, Y.-W.; Hsieh, B.-Y.; Chen, T.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2003-05 Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 Hsieh, Bing-Yu; Chen, Liang-Gee; Wang, Tu-Chih; Huang, Yu-Wen; Wang, Tu-Chih; Hsieh, Bing-Yu; Chen, Liang-Gee; Huang, Yu-Wen
國立臺灣大學 2003-05 Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 Huang, Yu-Wen; Wang, Tu-Chih; Hsieh, Bing-Yu; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:27:46Z Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 Huang, Y.-W.; Wang, T.-C.; Hsieh, B.-Y.; Chen, L.-G.; LIANG-GEE CHEN
國立臺灣大學 2004-08 Hardware architecture design for visual processing: present and future Tseng, Po-Chih; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:47:20Z Hardware architecture design for visual processing: Present and future Tseng, P.-C.; Chen, L.-G.; Tseng, P.-C.; Chen, L.-G.; LIANG-GEE CHEN

Showing items 461051-461075 of 2348487  (93940 Page(s) Totally)
<< < 18438 18439 18440 18441 18442 18443 18444 18445 18446 18447 > >>
View [10|25|50] records per page