English  |  正體中文  |  简体中文  |  Total items :2854037  
Visitors :  45430269    Online Users :  2356
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 90691-90700 of 2346788  (234679 Page(s) Totally)
<< < 9065 9066 9067 9068 9069 9070 9071 9072 9073 9074 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2002-08 A 0.8 V switched-opamp bandpass /spl Delta//spl Sigma/ modulator using a two-path architecture Chang, Hsiang-Hui; Chen, Shang-Ping; Cheng, Kuang-Wei; Liu, Shen-Iuan; Chang, Hsiang-Hui; Chen, Shang-Ping; Cheng, Kuang-Wei; Liu, Shen-Iuan
國立臺灣大學 2002-08 A 0.8 V switched-opamp bandpass /spl Delta//spl Sigma/ modulator using a two-path architecture Chang, Hsiang-Hui; Chen, Shang-Ping; Cheng, Kuang-Wei; Liu, Shen-Iuan
臺大學術典藏 2004-09 A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator Liu, Tsung-Te; Wang, Chorng-Kuang; Liu, Tsung-Te; Wang, Chorng-Kuang
國立臺灣大學 2004-09 A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generator Liu, Tsung-Te; Wang, Chorng-Kuang
國立成功大學 2022-10 A 0.8-mu W and 74-dB High-Pass Sigma-Delta Modulator With OPAMP Sharing and Noise-Coupling Techniques for Biomedical Signal Acquisition Lee;Shuenn-Yuh;Lee;Hao-Yun;Kung;Chia-Ho;Su;Po-Han;Chen;Ju-Yi
國立臺灣大學 2008 A 0.8-mW 55-GHz dual-injection-locked CMOS frequency divider Luo, Tang-Nian; Chen, Yi-Jan Emery
臺大學術典藏 2018-09-10T06:37:55Z A 0.8-V 0.25-mW Current-Mirror OTA with 160-MHz GBW in 0.18-um CMOS T.-H. Lin; C.-K. Wu; M.-C. Tsai; TSUNG-HSIEN LIN
國立臺灣大學 2007 A 0.8-V 0.25-mW Current-Mirror OTA With 160-MHz GBW in 0.18-μm CMOS Lin, Tsung-Hsien; Wu, Chin-Kung; Tsai, Ming-Chung
臺大學術典藏 2018-09-10T06:03:19Z A 0.8-V 0.25-mW Current-Mirror OTA with 160-MHz GBW in 0.18-μm CMOS C.-K. Wu; M.-C. Tsai; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T04:15:05Z A 0.8-V 128-Kb Four-Way Set-Associative Two-Level CMOS Cache Memory Using Two-Stage Wordline/Bitline-Oriented Tag-Compare (WLOTC/BLOTC) Scheme P. F. Lin; J. B. Kuo; JAMES-B KUO

Showing items 90691-90700 of 2346788  (234679 Page(s) Totally)
<< < 9065 9066 9067 9068 9069 9070 9071 9072 9073 9074 > >>
View [10|25|50] records per page