臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

請輸入前幾個字:

顯示項目 916681-916690 / 2348419 (共234842頁)
<< < 91664 91665 91666 91667 91668 91669 91670 91671 91672 91673 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
中華大學	2006	VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters	宋志雲; Sung, Tze-Yun
中華大學	2006	VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters	謝曜式; Shieh, Yaw-Shih
中原大學	2001-10-11	VLSI CAD中一些最佳化問題之研究	林佑政; Yu-Chung Lin
中原大學	1989	VLSI CAD數位語音系統之設計	王如生; WANG, RU-SHENG
國立交通大學	2014-12-08T15:03:00Z	VLSI cell placement on arbitrarily-shaped rectilinear regions using neural networks with calibration nodes	Chang, RI; Hsiao, PY
臺大學術典藏	2018-09-10T05:24:37Z	VLSI cell placement on arbitrarily-shaped rectilinear regions using neural networks with calibration nodes	RAY-I CHANG;HSIAO, PY;CHANG, RI; CHANG, RI; HSIAO, PY; RAY-I CHANG
國立交通大學	2014-12-08T15:01:53Z	VLSI cell placement on arbitrarily-shaped rectilinear regions using neural networks with calibration nodes - Comments	Huang, KY
國立中山大學	2001-09	VLSI circuit design of 16-Mbps IrDA VFIR transceivers	C.C. Wang;C.W. Chen;Y.L. Huang
國立交通大學	2014-12-08T15:01:29Z	VLSI circuit placement with rectilinear modules using three-layer force-directed self-organizing maps	Chang, RI; Hsiao, PY
國立交通大學	2019-04-02T05:59:32Z	VLSI circuit placement with rectilinear modules using three-layer force-directed self-organizing maps	Chang, RI; Hsiao, PY

顯示項目 916681-916690 / 2348419 (共234842頁)
<< < 91664 91665 91666 91667 91668 91669 91670 91671 91672 91673 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 51951765 Online Users : 896 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library