|
English
|
正體中文
|
简体中文
|
Total items :2875274
|
|
Visitors :
54596106
Online Users :
1743
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Title
|
Showing items 92501-92510 of 2351427 (235143 Page(s) Totally)
<< < 9246 9247 9248 9249 9250 9251 9252 9253 9254 9255 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2021-09-02T00:04:37Z |
A 7.1-mW K/Ka-Band Mixer with Configurable Bondwire Resonators in 65-nm CMOS
|
Li C.-H;Ko C.-L;Kuo M.-C;Chang D.-C.; Li C.-H; Ko C.-L; Kuo M.-C; Chang D.-C.; Chun-Hsing Li |
| 臺大學術典藏 |
2018-09-10T07:04:41Z |
A 7.39mm2 76mw (1944, 972) LDPC decoder chip for IEEE 802.11n applications
|
AN-YEU(ANDY) WU; Shih, X.-Y.; Zhan, C.-Z.; Wu, A.-Y. |
| 國立交通大學 |
2014-12-08T15:24:02Z |
A 7.4-mW 200-MS/s Wideband Spectrum Sensing Digital Baseband Processor for Cognitive Radios
|
Yu, Tsung-Han; Yang, Chia-Hsiang; Cabric, Danijela; Markovic, Dejan |
| 臺大學術典藏 |
2018-09-10T08:42:24Z |
A 7.4mW 200MS/s wideband spectrum sensing digital baseband processor for cognitive radios
|
Yu, T.-H.;Yang, C.-H.;?abri?, D.;Markovi?, D.; Yu, T.-H.; Yang, C.-H.; ?abri?, D.; Markovi?, D.; CHIA-HSIANG YANG |
| 臺大學術典藏 |
2018-09-10T09:50:31Z |
A 7.5-Gb/s one-tap FFE transmitter with adaptive far-end crosstalk cancellation using duty cycle detection
|
Shih-Yuan Kao;Shen-Iuan Liu; Shih-Yuan Kao; Shen-Iuan Liu; SHEN-IUAN LIU |
| 國立交通大學 |
2020-05-05T00:02:00Z |
A 7.5-mW 10-Gb/s 16-QAM Wireline Transceiver with Carrier Synchronization and Threshold Calibration for Mobile Inter-chip Communications in 16-nm FinFET
|
Chang, Mau-Chung Frank; Huang, Po-Tsang; Lee, Sheau-Jiung; Du, Yuan; Li, Yilei; Tu, Yo-Hao; Cho, Wei-Han; Wong, Chien-Heng; Du, Jieqiong |
| 國立交通大學 |
2018-08-21T05:56:43Z |
A 7.72 Gb/s LDPC-CC Decoder with Overlapped Architecture for Pre-5G Wireless Communications
|
Lin, Chia-Lung; Liu, Rong-Jie; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi |
| 臺大學術典藏 |
2022-05-19T07:46:28Z |
A 7.8-13.6 pJ/b Ultra-Low latency and reconfigurable neural network-assisted polar decoder with multi-code length support
|
Teng C.-F.; Wu A.-Y.; AN-YEU(ANDY) WU |
| 國立交通大學 |
2015-07-21T08:29:01Z |
A 7.92 Gb/s 437.2 mW Stochastic LDPC Decoder Chip for IEEE 802.15.3c Applications
|
Lee, Xin-Ru; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi |
| 臺大學術典藏 |
2018-09-10T06:03:20Z |
A 70-490 MHz 50% Duty-Cycle Correction Circuit in 0.3-μm CMOS
|
T.-H. Lin; C.-C. Chi; TSUNG-HSIEN LIN |
Showing items 92501-92510 of 2351427 (235143 Page(s) Totally)
<< < 9246 9247 9248 9249 9250 9251 9252 9253 9254 9255 > >>
View [10|25|50] records per page
|
