English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  52180037    在线人数 :  773
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 461121-461170 / 2348487 (共46970页)
<< < 9218 9219 9220 9221 9222 9223 9224 9225 9226 9227 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
淡江大學 2016/09/23 Hardware implementation of an adaptive fuzzy wavelet neural network control for voice coil motors Hsu, Chun-Fei;Lee, Tsu-Tian
國立成功大學 2018-01 Hardware Implementation of an Image Interpolation Method with Controllable Sharpness Chen;Pei-Yin;Lin;Shih-Hsiang;Chen;Po-Chun
淡江大學 2006-12 Hardware Implementation of AWGN Channel Module Wu, Rong-hou; Lee, Yang-han; Tseng, Hsien-wei; Jan, Yih-guang; Tseng, Wei-chieh; Chung, Ming-hsueh; Tseng, Chih-hsiang
國立彰化師範大學 2006-09 Hardware Implementation of Discrete Wavelet Transform for Power Transient Signal Detection Xi-Long Yang; Chau-Shing Wang; Wen-Ren Yang
中華大學 2005 Hardware Implementation of Fast 3-D Rotation Using Double Rotation CORDIC Algorithm in Graphic Engine 宋志雲; Sung, Tze-Yun
中華大學 2005 Hardware Implementation of Fast 3-D Rotation Using Double Rotation CORDIC Algorithm in Graphic Engine 謝曜式; Shieh, Yaw-Shih
中華大學 2005 Hardware Implementation of Fast 3-D Rotation Using Double Rotation CORDIC Algorithm in Graphic Engine 林國珍; Lin, Kuo-Jen
中華大學 2005 Hardware Implementation of High-Throughput 3-D Rotation for Graphic Engine Using Double Rotation CORDIC Algorithm 宋志雲; Sung, Tze-Yun
國立成功大學 2023 Hardware Implementation of High-Throughput S-Box in AES for Information Security Lin;Shih-Hsiang;Lee;Jun-Yi;Chuang;Chia-Chou;Lee;Narn-Yih;Chen;Pei-Yin;Chin;Wen-Long
國立成功大學 2017 Hardware implementation of local mean decomposition Chen, P.-Y.;Lai, Y.-C.;Lai, P.-H.
國立成功大學 2017-01 Hardware Implementation of Local Mean Decomposition Chen;Pei-Yin;Lai;Yen-Chen;Lai;Ping-Hsuan
臺大學術典藏 2021-09-02T00:04:17Z Hardware implementation of physically unclonable function (puf) in perpendicular STT MRAM Wang D.Y;Hsin Y.C;Lee K.Y;Chen G.L;Yang S.Y;Lee H.H;Chang Y.J;Wang I.J;Kuo Y.C;Chen Y.S;Wang P.H;Wu C.I;Tang D.D.; Wang D.Y; CHIH-I WU et al.
臺大學術典藏 2018-09-10T09:25:45Z Hardware Implementation of Pixel Detection in Gray-Scale Holographic Data Storage Systems C. Y. Chen;T. D. Chiueh; C. Y. Chen; T. D. Chiueh; TZI-DAR CHIUEH
淡江大學 2005-12 Hardware Implementation of QoS Scheduling for WiMAX System by Using Genetic Algorithm 李揚漢; 詹益光
義守大學 2010-05 Hardware Implementation of RFID Mutual Authentication Protocol Yu-Jung Huang;Ching-Chien Yuan;Ming-Kun Chen;Wei-Cheng Lin;Hsien-Chiao Teng
臺大學術典藏 2003-09 Hardware implementation of shape-adaptive discrete wavelet transform with the JPEG2000 defaulted (9,7) filter bank Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee; Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
國立臺灣大學 2003-09 Hardware implementation of shape-adaptive discrete wavelet transform with the JPEG2000 defaulted (9,7) filter bank Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:27:46Z Hardware implementation of shape-adaptive discrete wavelet transform with the JPEG2000 defaulted (9,7) filter bank Huang, C.-T.; Tseng, P.-C.; Chen, L.-G.; LIANG-GEE CHEN
義守大學 2010-11 Hardware implementation of triangulation method based on CORDIC algorithm Yen-Chang Huang;Chien-Chang Lai;Yu-Jung Huang
中華大學 2004 Hardware Implementation of Viterbi Decoder for WLAN 802.11a 陳棟洲; Chen, Tung-Chou
臺大學術典藏 2005-12 Hardware oriented content-adaptive fast algorithm for variable block-size integer motion estimation in H.264 Chen, Yu-Han; Chen, Tung-Chien; Chen, Liang-Gee; Chen, Yu-Han; Chen, Tung-Chien; Chen, Liang-Gee
國立臺灣大學 2005-12 Hardware oriented content-adaptive fast algorithm for variable block-size integer motion estimation in H.264 Chen, Yu-Han; Chen, Tung-Chien; Chen, Liang-Gee
臺大學術典藏 2018-09-10T05:15:47Z Hardware oriented content-adaptive fast algorithm for variable block-size integer motion estimation in H.264 Chen, Y.-H.; Chen, T.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2003-07 Hardware oriented rate control algorithm and implementation for realtime video coding Fang, Hung-Chi; Wang, Tu-Chih; Chang, Yu-Wei; Chen, Liang-Gee; Fang, Hung-Chi; Wang, Tu-Chih; Chang, Yu-Wei; Chen, Liang-Gee
國立臺灣大學 2003-07 Hardware oriented rate control algorithm and implementation for realtime video coding Fang, Hung-Chi; Wang, Tu-Chih; Chang, Yu-Wei; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:27:46Z Hardware oriented rate control algorithm and implementation for realtime video coding Fang, H.-C.; Wang, T.-C.; Chang, Y.-W.; Chen, L.-G.; LIANG-GEE CHEN
國立中山大學 1999-11 Hardware realization of a bit-serial 16-bit multiplier using low-power high-speed FPGA logic module for DSP applications C.C. Wang;C.J. Huang;H.L. Wu;H.M. Yang
國立中山大學 1996-05 Hardware realization of multi-valued exponential bidirectional associative memory using current-mode circuits C.C. Wang;Y.C. Chen
國立臺灣科技大學 2012 Hardware resource manager for reconfiguration system Lin, C.-T.;Horng, S.-J.;Huang, Y.-L.
國立交通大學 2014-12-08T15:27:49Z HARDWARE SHARING IN TREE-STRUCTURE QMF BANKS LEE, HR; JEN, CW
國立臺灣科技大學 2009-04 Hardware Simplification to the Delta Path in a MASH 111 Delta–Sigma Modulator Chia-Yu Yao;Chih-Chun Hsieh
國立臺灣大學 2009 HARDWARE SOFTWARE CO-DESIGN OF A MULTIMEDIA SOC PLATFORM Chen, Sao-Jie; Lin, Guang-Huei; Hsiung, Pao-Ann; Hu, Yu–Hen
臺大學術典藏 2018-09-10T07:36:33Z Hardware software co-design of a multimedia SOC platform Hu, Yu-Hen;Hsiung, Pao-Ann;Lin, Guang-Huei;Chen, Sao-Jie; Hu, Yu-Hen; Hsiung, Pao-Ann; Lin, Guang-Huei; Chen, Sao-Jie; Chen, Sao-Jie
臺大學術典藏 1993-10 Hardware verification using symbolic state transition graphs Chen, Pin-Hong; Shyu, Jyuo-Min; Chen, Liang-Gee; Chen, Pin-hong; Shyu, Jyuo-Min; Chen, Liang-Gee
國立臺灣大學 1993-10 Hardware verification using symbolic state transition graphs Chen, Pin-hong; Shyu, Jyuo-Min; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:27:49Z Hardware verification using symbolic state transition graphs Chen, Pinhong; Shyu, Jyuo-Min; Chen, Liang-Gee; LIANG-GEE CHEN
臺大學術典藏 2020-06-11T06:29:41Z Hardware Verification Using Symbolic State Transition Graphs. Chen, Pinhong;Shyu, Jyuo-Min;Chen, Liang-Gee; Chen, Pinhong; Shyu, Jyuo-Min; Chen, Liang-Gee; LIANG-GEE CHEN
臺大學術典藏 2021-09-21T23:19:35Z Hardware- And Memory-Efficient Architecture for Disparity Estimation of Large Label Counts Wu, Sih Sian; Chen, Hon Hui; LIANG-GEE CHEN
臺大學術典藏 2020-05-04T08:04:29Z Hardware-accelerated cache simulation for multicore by FPGA Hung, S.-H.; Ho, Y.-M.; Yeh, C.-W.; Cheng-Yueh, Lee, C.-P.; SHIH-HAO HUNG
臺大學術典藏 2018 Hardware-accelerated cache simulation for multicore by FPGA. SHIH-HAO HUNG; Lee, Chen-Pang; Liu, Cheng-Yueh; Yeh, Chih Wei; Ho, Yi-Mo; Hung, Shih-Hao
朝陽科技大學 2019-08-23 Hardware-accelerated, Short-term Processing Voice and Nonvoice Sound Recognitions for Electric Equipment Control Tsai, Wen-Chung; Shih, You-Jyun; Huang, Nien-Ting
臺大學術典藏 2020-12-16T03:02:45Z Hardware-Assisted MMU Redirection for In-Guest Monitoring and API Profiling Hsiao, S.-W.;Sun, Y.S.;Chen, M.C.; Hsiao, S.-W.; Sun, Y.S.; Chen, M.C.; YEALI SUN
國立交通大學 2014-12-08T15:23:22Z Hardware-assisted Syntax Decoding Model for Software AVC/H.264 Decoders Wu, Ming-Ju; Chen, Yi-Tseng; Tsai, Chun-Jen
國立交通大學 2019-04-02T06:00:27Z Hardware-Based Courseware for Teaching the Theory of Transmission Lines Tsai, Zuo-Min; Wang, Yu-Syuan
國立成功大學 2023-09 Hardware-efficient algorithm and architecture design with memory and complexity reduction for semi-global matching Chang;Cheng-Tsung;Chen;Pin-Wei;Chin;Wen-Long;Chou;Shih-Hsiang;Yang;Yu-Hua
國立臺灣大學 2003 Hardware-Efficient Architecture Design for Zerotree Coding in MPEG-4 Still Texture Coder Lian, Chung-Jr; Yang, Zhong-Lan; Chang, Hao-Chieh; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:27:45Z Hardware-efficient architecture design for zerotree coding in MPEG-4 still texture coder Lian, C.-J.; Yang, Z.-L.; Chang, H.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T03:43:43Z Hardware-efficient architecture design of tree-depth scanning and multiple quantization scheme for MPEG-4 still texture coding Chang, Hao-Chieh; Yang, Zhong-Lan; Lian, Chung-Jr; Chen, Liang-Gee; LIANG-GEE CHEN
國立臺灣大學 2001-05 Hardware-efficient architecture design of tree-depth scanning and multiple quantization scheme for MPEG-4 still texture coding Chang, Hao-Chieh; Yang, Zhong-Lan; Lian, Chung-Jr; Chen, Liang-Gee
臺大學術典藏 2005-06 Hardware-efficient architecture design of wavelet-based adaptive visible watermarking Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai; Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai

显示项目 461121-461170 / 2348487 (共46970页)
<< < 9218 9219 9220 9221 9222 9223 9224 9225 9226 9227 > >>
每页显示[10|25|50]项目