English  |  正體中文  |  简体中文  |  总笔数 :2853524  
造访人次 :  45215690    在线人数 :  844
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 915426-915450 / 2346275 (共93851页)
<< < 36613 36614 36615 36616 36617 36618 36619 36620 36621 36622 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣大學 2007 VLSI DESIGN OF WAVELET TRANSFORM, ANALYSIS, ARCHITECTURE, AND DESIGN EXAMPLES Chen, Liang-Gee; Huang, Chao-Tsung; Chen, Ching-Yeh; Cheng, Chih-Chi
國立交通大學 2014-12-08T15:26:27Z VLSI implememtation for MAC-level DWT architecture Huang, SR; Dung, LR
國立成功大學 2019 VLSI Implementation for an Adaptive Haze Removal Method Kuo;Yao-Tsung;Chen;Wei-Ting;Chen;Pei-Yin;Li;Cheng-Hsien
國立交通大學 2014-12-08T15:36:44Z VLSI implementation for Epileptic Seizure Prediction System based on Wavelet and Chaos Theory Hung, Shao-Hang; Chao, Chih-Feng; Wang, Shu-Kai; Lin, Bor-Shyh; Lin, Chin-Teng
中華大學 2006 VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation, 謝曜式; Shieh, Yaw-Shih
臺大學術典藏 2018-09-10T06:30:42Z VLSI implementation of 2-D discrete wavelet transform for real-time video signal processing Yu, C.; Chen, S.-J.; SAO-JIE CHEN
中華大學 2005 VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse 宋志雲; Sung, Tze-Yun
中華大學 2005 VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse 謝曜式; Shieh, Yaw-Shih
中華大學 2005 VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse 林國珍; Lin, Kuo-Jen
中華大學 2006 VLSI Implementation of A High-Efficient and Cost-Effective LCD Signal Processor 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of a High-Efficient and Cost-Effective LCD Singal Processor, 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor 謝曜式; Shieh, Yaw-Shih
國立中山大學 1997-06 VLSI Implementation of a High-Throughput CORDIC Processor for Both Angle Calculation and Vector Rotation Shen-Fu Hsiao; Jen-Yin Chen
國立交通大學 2014-12-08T15:35:45Z VLSI Implementation of a Low Complexity 4x4 MIMO Sphere Decoder with Table Enumeration Yang, Kai-Jiun; Tsai, Shang-Ho; Chang, Ruei-Ching; Chen, Yan-Cheng; Chuang, Gene C. -H.
中華大學 2005 VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFF Processor for Wireless LAN 林國珍; Lin, Kuo-Jen
中華大學 2005 VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN 宋志雲; Sung, Tze-Yun
中華大學 2005 VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN 謝曜式; Shieh, Yaw-Shih
國立交通大學 2014-12-08T15:20:30Z VLSI Implementation of a Mixed Bio-signal Lossless Data Compressor for Portable Brain-Heart Monitoring Systems Chua, Ericson; Fu, Chih-Chung; Fang, Wai-Chi
國立成功大學 2006-12 VLSI implementation of a modified efficient SPIHT encoder Huang, Win-Bin; Su, Alvin W. Y.; Kuo, Yau-Hwang
臺大學術典藏 2018-09-10T05:50:34Z Vlsi implementation of a selective median filter Chen, C.-T.; Chen, L.-G.; Hsiao, J.-H.; LIANG-GEE CHEN
國立成功大學 2009-09 VLSI Implementation of an Edge-Oriented Image Scaling Processor Chen, Pei-Yin; Lien, Chih-Yuan; Lu, Chi-Pin
國立交通大學 2014-12-08T15:04:18Z VLSI IMPLEMENTATION OF AN M-ARRAY IMAGE FILTER BASED ON SHIFT REGISTER ARRAY LEE, CY; TSAI, JM; HSU, SC
中國文化大學 2018-04 VLSI implementation of an ultra-low-cost and low-power image compressor for wireless camera networks Chen, SL (Chen, Shih-Lun); Nie, J (Nie, Jing); Lin, TL (Lin, Ting-Lan); Chung, RL (Chung, Rih-Lung); Hsia, CH (Hsia, Chih-Hsien); Liu, TY (Liu, Tse-Yen); Lin, SY (Lin, Szu-Yin); Wu, HX (Wu, Hai-Xia)

显示项目 915426-915450 / 2346275 (共93851页)
<< < 36613 36614 36615 36616 36617 36618 36619 36620 36621 36622 > >>
每页显示[10|25|50]项目