|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52735566
線上人數 :
676
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 472211-472220 / 2348674 (共234868頁)
<< < 47217 47218 47219 47220 47221 47222 47223 47224 47225 47226 > >>
每頁顯示[10|25|50]項目
| 國立臺灣科技大學 |
2015 |
High-voltage GaN HEMT evaluation in micro-inverter applications
|
Lin, C.-Y.;Liu, Y.-C.;Lai, J.-S.;Chen, B. |
| 國立成功大學 |
2021 |
High-voltage lithium-metal battery with three-dimensional mesoporous carbon anode host and ether/carbonate binary electrolyte
|
Adhitama, E.;Rath, P.C.;Prayogi, A.;Patra, J.;Lee, T.-C.;Li, J.;Chang, J.-K. |
| 國立交通大學 |
2014-12-08T15:09:42Z |
High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection
|
Chen, Wen-Yi; Ker, Ming-Dou |
| 義守大學 |
2009-04 |
High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection
|
Wen-Yi Chen;Ming-Dou Ker |
| 國立臺灣科技大學 |
2014 |
High-voltage power amplifier for flexible paper speaker applications
|
Chiu, H.-J.;Lo, Y.-K.;Chang, Y.-C.;Tseng, P.-J.;Liu, Y.-C. |
| 國立交通大學 |
2014-12-16T06:14:31Z |
High-voltage tolerant power rail electrostatic discharge clamp circuit
|
Ker; Ming-Dou; Chen; Wen-Yi |
| 國立交通大學 |
2014-12-16T06:16:03Z |
HIGH-VOLTAGE TOLERANT POWER-RAIL ESD CLAMP CIRCUIT
|
Ker, Ming-Dou; Chen, Wen-Yi |
| 國立交通大學 |
2014-12-08T15:06:37Z |
High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process
|
Ker, Ming-Dou; Lin, Chun-Yu |
| 義守大學 |
2010-07 |
High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process
|
Ming-Dou Ker;Chun-Yu Lin |
| 國立交通大學 |
2014-12-08T15:28:04Z |
High-Voltage-Tolerant Stimulator with Adaptive Loading Consideration for Electronic Epilepsy Prosthetic SoC in a 0.18-mu m CMOS Process
|
Lin, Chun-Yu; Li, Yi-Ju; Ker, Ming-Dou |
顯示項目 472211-472220 / 2348674 (共234868頁)
<< < 47217 47218 47219 47220 47221 47222 47223 47224 47225 47226 > >>
每頁顯示[10|25|50]項目
|
