|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
51966895
線上人數 :
949
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 559226-559235 / 2348419 (共234842頁)
<< < 55918 55919 55920 55921 55922 55923 55924 55925 55926 55927 > >>
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T03:50:25Z |
Low-Voltage CMOS Frequency Synthesizer for ERMES Pager Application
|
June-Ming Hsu; Guang-Kaai Dehng; Ching-Yuan Yang; Chu-Yuan Yang; Shen-Iuan Liu; SHEN-IUAN LIU |
| 國立臺灣大學 |
2001 |
Low-voltage CMOS low-noise amplifier using planar-interleavedtransformer
|
Tang, Chih-Chun; Liu, Shen-Iuan |
| 國立臺灣大學 |
1999-01 |
Low-Voltage CMOS VLSI Circuits
|
Lou, J. B.; Kuo, J. H. |
| 臺大學術典藏 |
2018-09-10T07:41:38Z |
Low-Voltage CMOS VLSI Circuits
|
J. B. Kuo; J. H. Lou; JAMES-B KUO |
| 國立臺灣大學 |
2004 |
Low-voltage CMOS voltage-mode divider and its application
|
Liu, Weihsing; Liu, Shen-Iuan |
| 臺大學術典藏 |
2018-09-10T04:59:16Z |
Low-voltage CMOS voltage-mode divider and its application
|
Weihsing Liu; Shen-Iuan Liu; SHEN-IUAN LIU |
| 國立交通大學 |
2014-12-08T15:07:08Z |
Low-voltage complementary inverters employing organic vertical-type triodes
|
Cheng, Shiau-Shin; Chen, Guan-Yuan; Chen, Jia-Hao; Wu, Meng-Chyi; Chu, Chih-Wei |
| 臺大學術典藏 |
2001-05 |
Low-Voltage Content Addressable Memory Cell with a Fast Tag-Compare Capability Using Partially-Depleted SOI CMOS Dynamic-Threshold Techniques
|
JAMES-B KUO; S. C. Liu; J. B. Kuo |
| 元智大學 |
Jun-18 |
LOW-VOLTAGE DIFFERENTIAL SIGNALING TRANSMITTER AND RECEIVER
|
Hungwen Lin; Shih-Fang Jhou; Chih-Hsiang Shao |
| 元智大學 |
Jun-18 |
LOW-VOLTAGE DIFFERENTIAL SIGNALING TRANSMITTER AND RECEIVER
|
Hungwen Lin; Shihfang Jhoh; Chihhsiang Shao |
顯示項目 559226-559235 / 2348419 (共234842頁)
<< < 55918 55919 55920 55921 55922 55923 55924 55925 55926 55927 > >>
每頁顯示[10|25|50]項目
|
