|
English
|
正體中文
|
简体中文
|
總筆數 :2875274
|
|
造訪人次 :
54505180
線上人數 :
1852
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 559481-559490 / 2351408 (共235141頁)
<< < 55944 55945 55946 55947 55948 55949 55950 55951 55952 55953 > >>
每頁顯示[10|25|50]項目
| 國立成功大學 |
2012-05 |
Low-Power Gate Driver Circuit for TFT-LCD Application
|
Lin, Chih-Lung; Tu, Chun-Da; Wu, Chia-En; Hung, Chia-Che; Gan, Kwang-Jow; Chou, Kuan-Wen |
| 國立中山大學 |
1996 |
Low-power greedy state pair grouping algorithm and power reduction estimation for finite state machine
|
C.C. Wang;Y.L. Fan |
| 國立中山大學 |
1996-11 |
Low-power greedy state pair grouping algorithm and power reduction estimation for finite state machine
|
C.C. Wang;Y.L. Fan |
| 國立交通大學 |
2014-12-08T15:12:08Z |
Low-Power High-Performance Non-Volatile Memory on a Flexible Substrate with Excellent Endurance
|
Cheng, Chun-Hu; Yeh, Fon-Shan; Chin, Albert |
| 國立暨南國際大學 |
2002 |
Low-power high-speed class-AB buffer amplifiers for liquid-crystal display signal driver application?
|
盧志文; Lu, CW |
| 大葉大學 |
2006-08 |
Low-Power High-Speed Design Technique for High Fan-in Domino Gates
|
Chiu, Wei-Hao;Lin, How-Rern |
| 國立勤益科技大學 |
2013-08 |
Low-Power high-speed full adder for portable electronic applications
|
董秋溝 |
| 國立勤益科技大學 |
2013-08 |
Low-Power high-speed full adder for portable electronic applications
|
謝韶徽 |
| 國立彰化師範大學 |
2008-06 |
Low-Power High-Speed High-Current-Testability Cell-Based Design Automation
|
Chen, Hsin-Ling; Huang, Tsung-Chu |
| 國立交通大學 |
2014-12-08T15:10:02Z |
Low-power instruction cache architecture using pre-tag checking
|
Cheng, Shi-You; Huang, Juinn-Dar |
顯示項目 559481-559490 / 2351408 (共235141頁)
<< < 55944 55945 55946 55947 55948 55949 55950 55951 55952 55953 > >>
每頁顯示[10|25|50]項目
|
