English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  51934529    線上人數 :  905
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 90571-90595 / 2348406 (共93937頁)
<< < 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立交通大學 2014-12-08T15:34:51Z A 0.0354mm(2) 82 mu W 125KS/s 3-Axis Readout Circuit for Capacitive MEMS Accelerometer Lai, Kelvin Yi-Tse; He, Zih-Cheng; Yang, Yu-Tao; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2019-08-02T02:18:26Z A 0.05 V driven ammonia gas sensor based on an organic diode with a top porous layered electrode and an air-stable sensing film Madhaiyan, Govindasamy; Chen, Chao-Hsuan; Wu, Yi-Chu; Horng, Sheng-Fu; Zan, Hsiao-Wen; Meng, Hsin-Fei; Lin, Hong-Cheu
國立成功大學 2020- A 0.07-mm(2) 162-mW DAC Achieving >65 dBc SFDR and <-70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing Huang;Hung-Yi;Kuo;Tai-Haur
國立成功大學 2020 A 0.07-mm2162-mW DAC Achieving >65 dBc SFDR and < -70 dBc IM3 at 10 GS/s with Output Impedance Compensation and Concentric Parallelogram Routing Huang, Huang H.-Y.;Kuo, T.-H.
臺大學術典藏 2018-09-10T08:08:01Z A 0.077 to 0.168 nJ/bit/iteration scalable 3GPP LTE turbo decoder with an adaptive sub-block parallel scheme and an embedded DVFS engine Cheng, C.-C.; Tsai, Y.-M.; Chen, L.-G.; Ch; rakasan, A.P.; LIANG-GEE CHEN; Cheng, C.-C.;Tsai, Y.-M.;Chen, L.-G.;Ch;rakasan, A.P.
國立成功大學 2019 A 0.07mm2 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation Huang, Huang H.-Y.;Kuo, T.-H.
國立交通大學 2014-12-08T15:29:01Z A 0.09 mu W Low Power Front-End Biopotential Amplifier for Biosignal Recording Tseng, Yuhwai; Ho, Yingchieh; Kao, Shuoting; Su, Chauchin
國立交通大學 2014-12-08T15:22:37Z A 0.1-0.3 V 40-123 fJ/bit/ch On-Chip Data Link With ISI-Suppressed Bootstrapped Repeaters Ho, Yingchieh; Su, Chauchin
臺大學術典藏 2004-06 A 0.1-23-GHz SiGe BiCMOS analog multiplier and mixer based on attenuation-compensation technique Tsai, Ming-Da; Lin, Chin-Shen; Wang, Chi-Hsueh; Lien, Chun-Hsien; Wang, Huei; Tsai, Ming-Da; Lin, Chin-Shen; Wang, Chi-Hsueh; Lien, Chun-Hsien; Wang, Huei
國立臺灣大學 2004-06 A 0.1-23-GHz SiGe BiCMOS analog multiplier and mixer based on attenuation-compensation technique Tsai, Ming-Da; Lin, Chin-Shen; Wang, Chi-Hsueh; Lien, Chun-Hsien; Wang, Huei
臺大學術典藏 2018-09-10T05:27:05Z A 0.1-25.5-GHz differential cascaded-distributed amplifier in 0.18-μm CMOS Technology Chihun Lee; Lan-Chou Cho; Shen-Iuan Liu; SHEN-IUAN LIU
國立交通大學 2015-07-21T08:30:59Z A 0.1-3GHz Cell-Based Fractional-N All Digital Phase-Locked Loop Using Delta Sigma Noise-Shaped Phase Detector Liu, Yao-Chia; Chen, Wei-Zen; Chou, Mao-Hsuan; Tsai, Tsung-Hsien; Lee, Yen-Wei; Yuan, Min-Shueh
臺大學術典藏 2018-09-10T06:31:52Z A 0.13μm hardware-efficient probabilistic-based noise-tolerant circuit design and implementation with 24.5dB noise-immunity improvement Wey, I.-C.; Chen, Y.-G.; Yu, C.; Chen, J.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T08:43:18Z A 0.16nJ/bit/iteration 3.38mm 2 turbo decoder chip for WiMAX/LTE standards Lin, C.-H.;Chen, C.-Y.;Chang, E.-J.;Wu, A.-Y.; Lin, C.-H.; Chen, C.-Y.; Chang, E.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU
國立臺灣科技大學 2010 A 0.18 mu m CMOS Quadrature VCO Using the Quadruple Push-Push Technique Jang, S.L.;Shih, C.C.;Liu, C.C.;Juang, M.H.
國立臺灣科技大學 2011 A 0.18 mu m CMOS Wide-Band Injection-Locked Frequency Divider Using Push-Push Oscillator Jang, S.L.;Chang, C.W.;Chen, Y.S.;Huang, J.F.;Hsieh, J.W.;Huang, C.W.
臺大學術典藏 2018-09-10T09:25:23Z A 0.18 um CMOS self-mixing frequency tripler Y.-T. Lo;J.-F. Kiang; Y.-T. Lo; J.-F. Kiang; JEAN-FU KIANG
國立中山大學 2006-04 A 0.18 µm CMOS prototype of COFDM demodulator for European DVB-T standard C.C. Wang;J.M. Huang;Y.M. Tseng;C.Y. Chang
國立交通大學 2014-12-08T15:19:20Z A 0.18-mu m CMOS CMFB downconversion micromixer with deep N-well technology for LO-RF and LO-IF isolation improvements Meng, CC; Hsu, SK; Wu, TH; Huang, GW
臺大學術典藏 2018-09-10T09:43:53Z A 0.18-μ m CMOS Dual-band frequency synthesizer with spur reduction calibration Chen, Y.-W.;Yu, Y.-H.;Chen, Y.-J.E.; Chen, Y.-W.; Yu, Y.-H.; Chen, Y.-J.E.; YI-JAN EMERY CHEN
國立臺灣大學 2008 A 0.18-μm CMOS 1.25-Gbps Automatic-Gain-Control Amplifier Wang, I-Hsin; Liu, Shen-Iuan
臺大學術典藏 2018-09-10T08:14:43Z A 0.18-μm CMOS RF transceiver with self-detection and calibration functions for bluetooth V2.1 + EDR applications Hu, W.-Y.;Lin, J.-W.;Tien, K.-C.;Hsieh, Y.-H.;Chen, C.-L.;Tso, H.-T.;Shih, Y.-S.;Hu, S.-C.;Chen, S.-J.; Hu, W.-Y.; Lin, J.-W.; Tien, K.-C.; Hsieh, Y.-H.; Chen, C.-L.; Tso, H.-T.; Shih, Y.-S.; Hu, S.-C.; Chen, S.-J.; SAO-JIE CHEN
國立高雄師範大學 2006-08 A 0.18-μm CMOS UWB Low Noise Amplifier for 3.1-7.4GHz Ruey-Lue Wang;Hsiang-Chen Kuo;Shih-Chih Chen; 王瑞祿
國立高雄師範大學 2006-12 A 0.18-μm CMOS UWB Low Noise Amplifier for Full-Band(3.1-10.6GHZ) Application Ruey-Lue Wang;Shih-Chih Chen;Hsiang-Chen Kuo;Chien-Hsuan Liu; 王瑞祿
國立臺灣科技大學 2012 A 0.18-μm SiGe BiCMOS HBT VCO using diode degeneration Jang, S.-L.;Hsieh, C.-W.;Chang, C.-W.;Hsue, C.-W.

顯示項目 90571-90595 / 2348406 (共93937頁)
<< < 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 > >>
每頁顯示[10|25|50]項目