English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  50420136    線上人數 :  766
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 90851-90875 / 2347236 (共93890頁)
<< < 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立臺灣大學 2008-12 A 1.5-9.6 GHz monolithic active quasi-circulator in 0.18 μm CMOS technology Shin, Shih-Chieh; Huang, Jhih-Yu; Lin, Kun-You; Wang, Huei
臺大學術典藏 2018-09-10T08:19:02Z A 1.5-mW, 23.6% Frequency Locking Range, 24-GHz Injection-Locked Frequency Divider Yen-Hung Kuo;Jeng-Han Tsai;Tian-Wei Huang; Yen-Hung Kuo; Jeng-Han Tsai; Tian-Wei Huang; TIAN-WEI HUANG
國立臺灣師範大學 2014-10-30T09:28:45Z A 1.5-mW, 23.6% frequency locking range,24-GHz injection-locked frequency divider Yen-Hung Kuo; Jeng-Han Tsai; Tian-Wei Huang
國立臺灣師範大學 2014-10-30T09:28:45Z A 1.5-mW, 23.6% frequency locking range,24-GHz injection-locked frequency divider Yen-Hung Kuo; Jeng-Han Tsai; Tian-Wei Huang
臺大學術典藏 2006-05 A 1.5-V 10-ppm//spl deg/C 2nd-order curvature-compensated CMOS bandgap reference with trimming Hsiao, Sen-Wen; Huang, Yen-Chih; Liang, David; Chen, H.W.K.; Chen, Hsin-Shu; Hsiao, Sen-Wen; Huang, Yen-Chih; Liang, David; Chen, H.W.K.; Chen, Hsin-Shu
國立臺灣大學 2006-05 A 1.5-V 10-ppm//spl deg/C 2nd-order curvature-compensated CMOS bandgap reference with trimming Hsiao, Sen-Wen; Huang, Yen-Chih; Liang, David; Chen, H.W.K.; Chen, Hsin-Shu
國立交通大學 2014-12-08T15:48:10Z A 1.5-V 3 similar to 10-GHz 0.18-mu m CMOS Frequency Synthesizer for MB-OFDM UWB Applications Huang, Zue-Der; Kuo, Fong-Wei; Wang, Wen-Chieh; Wu, Chung-Yu
臺大學術典藏 1999-05 A 1.5-V CMOS all-N-logic true-single-phase bootstrapped dynamic-logic circuit suitable for low supply voltage and high-speed pipelined system operation J. H. Lou; J. B. Kuo; JAMES-B KUO
國立臺灣大學 1999 A 1.5-V CMOS all-N-logic true-single-phase bootstrappeddynamic-logic circuit suitable for low supply voltage and high-speedpipelined system operation Lou, J.H.; Kuo, J.B.
國立交通大學 2014-12-08T15:47:31Z A 1.5-V differential cross-coupled bootstrapped BiCMOS logic for low-voltage applications Tseng, YK; Wu, CY
國立交通大學 2019-04-02T05:59:23Z A 1.5-V differential cross-coupled bootstrapped BiCMOS logic for low-voltage applications Tseng, YK; Wu, CY
國立臺灣科技大學 2009 A 1.5-V transformer-based ultra-wideband LNA chip design Huang J.-F.; Shie P.-J.; Liu R.-Y.
國立交通大學 2014-12-08T15:27:05Z A 1.5-V, 2.4GHz CMOS low-noise amplifier Yang, JN; Lee, CY; Hsu, TY; Hsu, TR; Wang, CC
臺大學術典藏 2021-09-02T00:04:03Z A 1.5-μJ/Task Path-Planning Processor for 2-D/3-D Autonomous Navigation of Microrobots Chung C;Yang C.-H.; Chung C; Yang C.-H.; CHIA-HSIANG YANG
國立臺灣大學 2009 A 1.5GHz all-digital spread spectrum clock generator Lin, Sheng-You; Liu, Shen-Iuan
臺大學術典藏 2018-09-10T07:41:58Z A 1.5GHz all-digital spread spectrum clock generator Sheng-You Lin;Shen-Iuan Liu; Sheng-You Lin; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:58Z A 1.5GHz phase-locked loop with leakage current suppression in 65nm CMOS Jung-Yu Chang;Shen-Iuan Liu; Jung-Yu Chang; Shen-Iuan Liu; SHEN-IUAN LIU
國立交通大學 2014-12-08T15:20:50Z A 1.5V 7.5uW Programmable Gain Amplifier for Multiple Biomedical Signal Acquisition Kao, Shuo-Ting; Lu, Hungwen; Su, ChauChin
國立交通大學 2014-12-08T15:27:27Z A 1.5V differential cross-coupled bootstrapped BiCMOS logic Tseng, YK; Wu, CY
臺大學術典藏 2021-02-26T08:42:04Z A 1.5£gJ/Task Path-Planning Processor for 2D/3D Autonomous Navigation of Micro Robots Chung, C.; Yang, C.-H.; CHIA-HSIANG YANG
國立臺灣大學 2008 A 1.5–9.6 GHz Monolithic Active Quasi-Circulator in 0.18μm CMOS Technology Shin, Shih-Chieh; Huang, Jhih-Yu; Lin, Kun-You; Wang, Huei
國立成功大學 2021 A 1.6-Gs/s 8b flash-SAR time-interleaved ADC with top-plate residue based gain calibration Hsu, C.-W.;Chang, S.-J.
臺大學術典藏 2018-09-10T08:18:16Z A 1.62/2.7-Gb/s adaptive transmitter with two-tap preemphasis using a propagation-time detector Shih-Yuan Kao;Shen-Iuan Liu; Shih-Yuan Kao; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2021-11-21T23:19:02Z A 1.625 TOPS/W SOC for Deep CNN Training and Inference in 28nm CMOS Liu, Yu Tung; Kung, Chu King; Hsieh, Ming Hang; Wang, Hsiu Wen; CHUN-PIN LIN; Yu, Chao Yang; Chen, Chi Shi; TZI-DAR CHIUEH
臺大學術典藏 2022-02-21T23:30:47Z A 1.625 TOPS/W SOC for Deep CNN Training and Inference in 28nm CMOS Liu, Yu Tung; Kung, Chu King; Hsieh, Ming Hang; Wang, Hsiu Wen; CHUN-PIN LIN; Yu, Chao Yang; Chen, Chi Shi; TZI-DAR CHIUEH

顯示項目 90851-90875 / 2347236 (共93890頁)
<< < 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 > >>
每頁顯示[10|25|50]項目