臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

or enter the first few letters:

Showing items 436861-436885 of 2347684 (93908 Page(s) Totally)
<< < 17470 17471 17472 17473 17474 17475 17476 17477 17478 17479 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣科技大學	2020	FPGA implementation and design of a hybrid chaos-aes color image encryption algorithm	Yang, C.-H.;Chien, Y.-S.
義守大學	1998	FPGA implementation for 2D discrete wavelet transform	King-Chu Hung; Yu-Jung Huang; Trieu-Kien Truong; Chia-Ming Wang;
中華大學	2005	FPGA Implementation of 3-D Graphic Engine Using Double Rotation CORDIC Algorithm	宋志雲; Sung, Tze-Yun
國立交通大學	2014-12-08T15:47:44Z	FPGA Implementation of 4-Channel ICA for On-line EEG Signal Separation	Huang, Wei-Chung; Hung, Shao-Hang; Chung, Jen-Feng; Chang, Meng-Hsiu; Van, Lan-Da; Lin, Chin-Teng
中華大學	2013	FPGA Implementation of a CORDIC-Based Joint Angle Processor for a Climbing Robot	莊英慎; Juang, Ying-Shen
中華大學	2013	FPGA Implementation of a CORDIC-Based Joint Angle Processor for a Climbing Robot	宋志雲; Sung, Tze-Yun
國立交通大學	2019-04-02T05:58:34Z	FPGA Implementation of a Functional Neuro-Fuzzy Network for Nonlinear System Control	Jhang, Jyun-Yu; Tang, Kuang-Hui; Huang, Chuan-Kuei; Lin, Cheng-Jian; Young, Kuu-Young
中華大學	2005	FPGA Implementation of a High-Speed CORDIC-Based Sine and Cosine Generator for OFDM Systems	宋志雲; Sung, Tze-Yun
中華大學	2005	FPGA Implementation of a High-Speed CORDIC-Based Sine and Cosine Generator for OFDM Systems	宋志雲; Sung, Tze-Yun
朝陽科技大學	2021-06	FPGA implementation of a lightweight simple encryption scheme to secure IoT using novel key scheduling technique	Kumar, Kiran, V. G.;Rai, Shantharama, C.
國立臺灣科技大學	2014	FPGA implementation of A MASH 1-1-1 delta-sigma modulator infractional-N phase locked loop for fuzzy control application	Lai W.-C., Huang J.-F., Wen C.-L., Lay W.-T.
國立勤益科技大學	2009-03	FPGA Implementation of a Recurrent Neural Fuzzy Network with On-Chip Learning for Prediction and Identification Applications	林正堅
國立勤益科技大學	2008-05	FPGA implementation of a wavelet neural network with particle swarm optimization learning	Lin, Cheng-Jian ; Tsai, Hung-Ming
淡江大學	2019-05-11	FPGA implementation of adaptive Kalman filter for industrial ultrasonic applications	Li, Shih-AN;Li, Chris
元智大學	2012-04-19	FPGA Implementation of Alamouti MIMO Log-Likelihood Ratio Selection for Receiver-Antenna Selection Combining	Peiwang Chow; Yawgeng Chau; Guangliang Ren
元智大學	2012-04-19	FPGA Implementation of Alamouti MIMO Log-Likelihood Ratio Selection for Receiver-Antenna Selection Combining	Peiwang Chow; Yawgeng Chau; Guangliang Ren
元智大學	2004-08	FPGA Implementation of an All-Digital T/2-Spaced QPSK Receiver with Farrow Interpolation Timing Synchronizer and Recursive Costas Loop	黃正光; C. H. Chu
元智大學	2004-08	FPGA Implementation of an All-Digital T/2-Spaced QPSK Receiver with Farrow Interpolation Timing Synchronizer and Recursive Costas Loop	黃正光; C. H. Chu
國立臺灣科技大學	2015	FPGA implementation of automatic speech recognition system in a car environment	Syu, D.-F;Syu, Syu S.-W;Ruan, S.-J;Huang, Y.-C;Yang, C.-K.
國立臺灣科技大學	2016	FPGA implementation of automatic speech recognition system in a car environment	Syu, D.-F;Syu, Syu S.-W;Ruan, S.-J;Huang, Y.-C;Yang, C.-K.
國立交通大學	2018-08-21T05:56:43Z	FPGA Implementation of EEG System-on-Chip with Automatic Artifacts Removal based on BSS-CCA Method	Chou, Chia-Ching; Chen, Tsan-Yu; Fang, Wai-Chi
南台科技大學	2005-06	FPGA Implementation of FIR Filter with smallest Processor	魏兆煌; C.H. Wei ; H.C. Hsiao ; S.W. Tsai
中華大學	2011	FPGA Implementation of High Performance DCT/IDCT Processor	宋志雲; Sung, Tze-Yun
中華大學	2011	FPGA Implementation of High Performance DCT/IDCT Processor	謝曜式; Shieh, Yaw-Shih
中華大學	2005	FPGA Implementation of High-Speed 3-D Graphic Engine Using Double Rotation CORDIC Algorithm	宋志雲; Sung, Tze-Yun

Showing items 436861-436885 of 2347684 (93908 Page(s) Totally)
<< < 17470 17471 17472 17473 17474 17475 17476 17477 17478 17479 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 51332678 Online Users : 729 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library