English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52549883    ???header.onlineuser??? :  849
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

???jsp.browse.items-by-title.jump??? [ ???jsp.browse.general.jump2chinese??? ] [ ???jsp.browse.general.jump2numbers??? ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
???jsp.browse.items-by-title.enter???   

Showing items 445696-445720 of 2348570  (93943 Page(s) Totally)
<< < 17823 17824 17825 17826 17827 17828 17829 17830 17831 17832 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:17:41Z Gate-controlled ZnO nanowires for field-emission device application Li, SY; Lee, CY; Lin, P; Tseng, TY
國立交通大學 2014-12-08T15:31:00Z Gate-first n-MOSFET with a sub-0.6-nm EOT gate stack Cheng, C. H.; Chou, K. I.; Chin, A.
國立交通大學 2014-12-08T15:47:59Z Gate-First TaN/La(2)O(3)/SiO(2)/Ge n-MOSFETs Using Laser Annealing Chen, W. B.; Wu, C. H.; Shie, B. S.; Chin, Albert
中華大學 2010 Gate-First TaN/La2O3/SiO2/Ge n-MOSFETs Using Laser Annealing 吳建宏; rossiwu
國立交通大學 2019-04-02T06:00:27Z Gate-First TaN/La2O3/SiO2/Ge n-MOSFETs Using Laser Annealing Chen, W. B.; Wu, C. H.; Shie, B. S.; Chin, Albert
國立交通大學 2019-04-02T05:58:20Z Gate-induced localized states in graphene: Topological nature in their formation Wang, L. Y.; Chang, Che-Yuan; Chu, C. S.
臺大學術典藏 2018-09-10T06:02:15Z Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) for Designing High-Speed Low-Power SOC Applications Using 90nm MTCMOS Technology B. Chung; J. B. Kuo; JAMES-B KUO
臺大學術典藏 2018-09-10T06:02:16Z Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique B. Chung; J. B. Kuo; JAMES-B KUO
國立臺灣大學 2008 Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique for SOC Application Chung, B.; Kuo, J.B.
臺大學術典藏 2018-09-10T07:08:18Z Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique for SOC Application JAMES-B KUO; B. Chung; J. B. Kuo
臺大學術典藏 2018-09-10T07:08:19Z Gate-Level Dual-Threshold Total Power Optimization Methodology (GDTPOM) Principle for Designing High-Speed Low-Power SOC Applications R. Chen; R. Liu; J. B. Kuo; JAMES-B KUO
國立臺灣海洋大學 2006 Gate-metal formation-related kink effect and gate current on In0.5Al0.5As/In0.5Ga0.5As metamorphic high electron mobility transistor performance M. K. Hsu;H. R. Chen;S. Y. Chiou;W. T. Chen;G. H. Chen;Y. C. Chang;W. S. Lour
國立臺灣海洋大學 2017 Gate-opening upon CO2 adsorption on a metal–organic framework that mimics a natural stimuli-response system. T. W. Tseng;L. W. Lee;T. T. Luo;P. H. Chien;Y. H. Liu;S. L. Lee;C. M. Wang;K. L. Lu
國立交通大學 2014-12-08T15:24:59Z Gate-oxide reliability on CMOS analog amplifiers in a 130-nm low-voltage CMOS processes Chen, Jung-Sheng; Ker, Ming-Dou
國立成功大學 2016-03-15 Gate-Recessed AlGaN/GaN ISFET Urea Biosensor Fabricated by Photoelectrochemical Method Lee, Ching-Ting; Chiu, Ying-Shuo
國立交通大學 2017-04-21T06:49:45Z Gate-stack engineering for self-aligned Ge-gate/SiO2/SiGe-channel Insta-MOS devices Lai, Wei-Ting; Yang, Kuo-Ching; Liao, Po-Hsiang; George, Thomas; Li, Pei-Wen
國立交通大學 2019-04-03T06:36:44Z Gate-Stack Engineering for Self-Organized Ge-dot/SiO2/SiGe-Shell MOS Capacitors Lai, Wei-Ting; Yang, Kuo-Ching; Liao, Po-Hsiang; George, Tom; Li, Pei-Wen
國立交通大學 2014-12-08T15:08:03Z Gate-to-drain capacitance verifying the continuous-wave green laser crystallization n-TFT trapped charges distribution under dc voltage stress Hsieh, Zhen-Ying; Wang, Mu-Chun; Chen, Shuang-Yuan; Chen, Chih; Huang, Heng-Sheng
國立成功大學 2015-07-06 Gate-tunable coherent transport in Se-capped Bi2Se3 grown on amorphous SiO2/Si Liu, Y. H.; Chong, C. W.; Jheng, J. L.; Huang, S. Y.; Huang, J. C. A.; Li, Z.; Qiu, H.; Huang, S. M.; Marchenkov, V. V.
國立成功大學 2019 Gate-Tunable Fano Resonances in Parallel-Polyacene-Bridged Carbon Nanotubes Dou, K.P.;Chang, Chang C.-H.;Kaun, C.-C.
國立成功大學 2019-02-21 Gate-Tunable Fano Resonances in Parallel-Polyacene-Bridged Carbon Nanotubes 張景皓; Chang, Ching-Hao; Dou, Kun Peng;Kaun, Chao-Cheng
國立政治大學 2014-05 Gate-tunable Kondo resistivity and dephasing rate in graphene studied by numerical renormalization group calculations Lo, Po-Wei;Guo, Guang-Yu;Anders, Frithjof B.; 郭光宇
國立成功大學 2020-11-11 Gate-Tunable Two-Dimensional Superlattices in Graphene Huber;Robin;Liu;Ming-Hao;Chen;Szu-Chao;Drienovsky;Martin;Sandner;Andreas;Watanabe;Kenji;Taniguchi;Takashi;Richter;Klaus;Weiss;Dieter;Eroms;Jonathan
國立成功大學 2012-10-22 Gate-voltage-dependent Landau levels in AA-stacked bilayer graphene Tsai, Sing-Jyun; Chiu, Yu-Huang; Ho, Yen-Hung; Lin, Ming-Fa
國立成功大學 2008-10-16 Gateaux differentiability of the dual gap function of a variational inequality Wu, Zili; Wu, Soon-Yi

Showing items 445696-445720 of 2348570  (93943 Page(s) Totally)
<< < 17823 17824 17825 17826 17827 17828 17829 17830 17831 17832 > >>
View [10|25|50] records per page