|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
51994696
線上人數 :
761
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 461176-461185 / 2348439 (共234844頁) << < 46113 46114 46115 46116 46117 46118 46119 46120 46121 46122 > >> 每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T09:22:19Z |
Hardware-efficient EVD processor architecture in FastICA for epileptic seizure detection
|
Shih, Y.-H.; Chen, T.-J.; Yang, C.-H.; Chiueh, H.; CHIA-HSIANG YANG |
| 國立成功大學 |
2012-05 |
Hardware-Efficient Filterbank Design for Fast Recursive MDST and IMDST Algorithms
|
Lai, Shin-Chi; Yeh, Yi-Ping; Lei, heau-Fang |
| 國立交通大學 |
2014-12-08T15:46:06Z |
Hardware-efficient implementations for discrete function transforms using LUT-based FPGAs
|
Chang, TS; Jen, CW |
| 國立交通大學 |
2014-12-08T15:43:18Z |
Hardware-efficient pipelined programmable FIR filter design
|
Chang, TS; Jen, CW |
| 臺大學術典藏 |
2018-09-10T09:22:24Z |
Hardware-efficient true motion estimator based on Markov Random Field motion vector correction
|
Chen, F.-C.; Huang, Y.-L.; Chien, S.-Y.; SHAO-YI CHIEN |
| 臺大學術典藏 |
2020-06-16T06:38:10Z |
Hardware-Efficient Two-Stage Saliency Detection
|
Wu, S.-Y.;Lin, Y.-S.;Tu, W.-C.;Chien, S.-Y.; Wu, S.-Y.; Lin, Y.-S.; Tu, W.-C.; Chien, S.-Y.; SHAO-YI CHIEN |
| 國立臺灣大學 |
2008 |
Hardware-Enhanced Association Rule Mining with Hashing and Pipeling
|
Wen, I.-S.; Huang, J.-W.; Chen, M.-S. |
| 臺大學術典藏 |
2018-09-10T07:02:38Z |
Hardware-enhanced association rule mining with hashing and pipelining
|
Wen, Y.-H.; Huang, J.-W.; Chen, M.-S.; MING-SYAN CHEN |
| 大葉大學 |
2009 |
Hardware-in-the-Loop Experiments of Vehicle Stability Control for a Brake-by-Wire System
|
Chen, Chih-Keng;Dao, Trung-Kien |
| 大葉大學 |
2008 |
Hardware-in-the-Loop Experiments of Vehicle Stability Control for a Brake-by-Wire System
|
Chen, Chih-Keng;Dao, Trung-Kien |
顯示項目 461176-461185 / 2348439 (共234844頁) << < 46113 46114 46115 46116 46117 46118 46119 46120 46121 46122 > >> 每頁顯示[10|25|50]項目
|