English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52543142    ???header.onlineuser??? :  815
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

???jsp.browse.items-by-title.jump??? [ ???jsp.browse.general.jump2chinese??? ] [ ???jsp.browse.general.jump2numbers??? ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
???jsp.browse.items-by-title.enter???   

Showing items 575296-575320 of 2348570  (93943 Page(s) Totally)
<< < 23007 23008 23009 23010 23011 23012 23013 23014 23015 23016 > >>
View [10|25|50] records per page

Institution Date Title Author
中華大學 2006 Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation 宋志雲; Sung, Tze-Yun
中華大學 2006 Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation 謝曜式; Shieh, Yaw-Shih
中華大學 2006 Memory-Efficiency Multiplierless VLSI Architecture for 2-D DWT Using 9/7 Wavelet Filter 宋志雲; Sung, Tze-Yun
中華大學 2006 Memory-Efficiency Multiplierless VLSI Architecture for 2-D DWT Using 9/7 Wavelet Filter 謝曜式; Shieh, Yaw-Shih
中華大學 2006 Memory-Efficient and Fast Architectures for Forward and Inverse DCT with Multiplierless Operation 宋志雲; Sung, Tze-Yun
中華大學 2006 Memory-Efficient and Fast Architectures for Forward and Inverse DCT with Multiplierless Operation, 謝曜式; Shieh, Yaw-Shih
國立聯合大學 2007 Memory-Efficient and High-Performance 2-D DCT and IDCT Processors Based on CORDIC Rotation Tze-Yun Sung, Hsi-Chin Hsin
中華大學 2007 Memory-Efficient and High-Performance 2-D DCT and IDCT Processors Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
中華大學 2007 Memory-EfficiEnt and High-Performance 2-D DCT and IDCT Processors Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
國立聯合大學 2007 Memory-Efficient and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform Tze-Yun Sung, Hsi-Chin Hsin
中華大學 2007 Memory-Efficient and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform 宋志雲; Sung, Tze-Yun
中華大學 2007 Memory-EfficiEnt and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform 宋志雲; Sung, Tze-Yun
國立聯合大學 2007 Memory-Efficient and High-Speed Line-Based Architecture for 2-D Discrete Wavelet Transform with Lifting Scheme Tze-Yun Sung, Hsi-Chin Hsin
中華大學 2007 Memory-Efficient and High-Speed Line-Based Architecture for 2-D Discrete Wavelet Transform with Lifting Scheme 宋志雲; Sung, Tze-Yun
中華大學 2006 Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor Based on Pipelined CORDIC Rotations 宋志雲; Sung, Tze-Yun
國立交通大學 2014-12-08T15:17:00Z Memory-efficient architecture for JPEG 2000 coprocessor with large tile image Wu, BF; Lin, CF
淡江大學 2009 Memory-efficient architecture of 2-D dual-mode discrete wavelet transform using lifting scheme for motion-JPEG2000 李偉銘; Li, Wei-ming
淡江大學 2009 Memory-efficient architecture of 2-D dual-mode discrete wavelet transform using lifting scheme for motion-JPEG2000 Li, Wei-ming; Hsia, Chih-Hsien; Chiang, Jen-Shiun
淡江大學 2011-07 Memory-efficient architecture of 2-D lifting-based discrete wavelet transform Hsia, Chih-Hsien; Li, Wei-Ming; Chiang, Jen-Shiun
國立成功大學 2015-05 Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system Chou, Chih-Hung; Kuan, Ta-Wen; Lin, Po-Chuan; Chen, Bo-Wei; Wang, Jhing-Fa
國立臺灣科技大學 2013 Memory-efficient hardware architecture of 2-D dual-mode lifting-based discrete wavelet transform Hsia, C.-H.;Chiang, J.-S.;Guo, J.-M.
淡江大學 2013-04 Memory-efficient hardware architecture of 2-D dual-mode lifting-based discrete wavelet transform Hsia, Chih-Hsien; Chiang, Jen-Shiun; Guo, Jing-Ming
國立成功大學 2022 Memory-Efficient Multi-Step Speech Enhancement with Neural ODE Huang, J.-H.;Wu, C.-H.
中華大學 2007 Memory-Efficient Multiplier-Free for 5/3 Forward and Inverse Discrete Wavelet Transform 宋志雲; Sung, Tze-Yun
國立臺灣師範大學 2014-10-30T09:35:10Z Memory-Efficient Pattern Matching Architectures Using Perfect Hashing on Graphic Processing Units Cheng-Hung Lin; Chen-Hsiung Liu; �hih-Chieh Chang; Wing-Kai Hon

Showing items 575296-575320 of 2348570  (93943 Page(s) Totally)
<< < 23007 23008 23009 23010 23011 23012 23013 23014 23015 23016 > >>
View [10|25|50] records per page