English  |  正體中文  |  简体中文  |  总笔数 :2837278  
造访人次 :  39091161    在线人数 :  838
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 909911-909920 / 2332415 (共233242页)
<< < 90987 90988 90989 90990 90991 90992 90993 90994 90995 90996 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
中華大學 2005 VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse 宋志雲; Sung, Tze-Yun
中華大學 2005 VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Implementation of A High-Efficient and Cost-Effective LCD Signal Processor 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of a High-Efficient and Cost-Effective LCD Singal Processor, 謝曜式; Shieh, Yaw-Shih
中華大學 2006 VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor 謝曜式; Shieh, Yaw-Shih
國立中山大學 1997-06 VLSI Implementation of a High-Throughput CORDIC Processor for Both Angle Calculation and Vector Rotation Shen-Fu Hsiao; Jen-Yin Chen
國立交通大學 2014-12-08T15:35:45Z VLSI Implementation of a Low Complexity 4x4 MIMO Sphere Decoder with Table Enumeration Yang, Kai-Jiun; Tsai, Shang-Ho; Chang, Ruei-Ching; Chen, Yan-Cheng; Chuang, Gene C. -H.
中華大學 2005 VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFF Processor for Wireless LAN 林國珍; Lin, Kuo-Jen
中華大學 2005 VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN 宋志雲; Sung, Tze-Yun

显示项目 909911-909920 / 2332415 (共233242页)
<< < 90987 90988 90989 90990 90991 90992 90993 90994 90995 90996 > >>
每页显示[10|25|50]项目