臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

or enter the first few letters:

Showing items 909916-909965 of 2332434 (46649 Page(s) Totally)
<< < 18194 18195 18196 18197 18198 18199 18200 18201 18202 18203 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
元智大學	2023-08-01	VLSI design of new sorting method implements to the ORBGRAND	Szu-Hao Huang; Cheng-Hung Lin
國立成功大學	2023	VLSI Design of Number Theoretic Transform for BGV Fully Homomorphic Encryption	Chen, K.-Y.;Shieh, M.-D.
臺大學術典藏	2007	VLSI DESIGN OF WAVELET TRANSFORM, ANALYSIS, ARCHITECTURE, AND DESIGN EXAMPLES	Chen, Liang-Gee; Huang, Chao-Tsung; Chen, Ching-Yeh; Cheng, Chih-Chi; Chen, Liang-Gee; Huang, Chao-Tsung; Chen, Ching-Yeh; Cheng, Chih-Chi
國立臺灣大學	2007	VLSI DESIGN OF WAVELET TRANSFORM, ANALYSIS, ARCHITECTURE, AND DESIGN EXAMPLES	Chen, Liang-Gee; Huang, Chao-Tsung; Chen, Ching-Yeh; Cheng, Chih-Chi
國立交通大學	2014-12-08T15:26:27Z	VLSI implememtation for MAC-level DWT architecture	Huang, SR; Dung, LR
國立成功大學	2019	VLSI Implementation for an Adaptive Haze Removal Method	Kuo;Yao-Tsung;Chen;Wei-Ting;Chen;Pei-Yin;Li;Cheng-Hsien
國立交通大學	2014-12-08T15:36:44Z	VLSI implementation for Epileptic Seizure Prediction System based on Wavelet and Chaos Theory	Hung, Shao-Hang; Chao, Chih-Feng; Wang, Shu-Kai; Lin, Bor-Shyh; Lin, Chin-Teng
中華大學	2006	VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation	宋志雲; Sung, Tze-Yun
中華大學	2006	VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation,	謝曜式; Shieh, Yaw-Shih
臺大學術典藏	2018-09-10T06:30:42Z	VLSI implementation of 2-D discrete wavelet transform for real-time video signal processing	Yu, C.; Chen, S.-J.; SAO-JIE CHEN
中華大學	2005	VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse	宋志雲; Sung, Tze-Yun
中華大學	2005	VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse	謝曜式; Shieh, Yaw-Shih
中華大學	2005	VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse	林國珍; Lin, Kuo-Jen
中華大學	2006	VLSI Implementation of A High-Efficient and Cost-Effective LCD Signal Processor	宋志雲; Sung, Tze-Yun
中華大學	2006	VLSI Implementation of a High-Efficient and Cost-Effective LCD Singal Processor,	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor	宋志雲; Sung, Tze-Yun
中華大學	2006	VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor	謝曜式; Shieh, Yaw-Shih
國立中山大學	1997-06	VLSI Implementation of a High-Throughput CORDIC Processor for Both Angle Calculation and Vector Rotation	Shen-Fu Hsiao; Jen-Yin Chen
國立交通大學	2014-12-08T15:35:45Z	VLSI Implementation of a Low Complexity 4x4 MIMO Sphere Decoder with Table Enumeration	Yang, Kai-Jiun; Tsai, Shang-Ho; Chang, Ruei-Ching; Chen, Yan-Cheng; Chuang, Gene C. -H.
中華大學	2005	VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFF Processor for Wireless LAN	林國珍; Lin, Kuo-Jen
中華大學	2005	VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN	宋志雲; Sung, Tze-Yun
中華大學	2005	VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN	謝曜式; Shieh, Yaw-Shih
國立交通大學	2014-12-08T15:20:30Z	VLSI Implementation of a Mixed Bio-signal Lossless Data Compressor for Portable Brain-Heart Monitoring Systems	Chua, Ericson; Fu, Chih-Chung; Fang, Wai-Chi
國立成功大學	2006-12	VLSI implementation of a modified efficient SPIHT encoder	Huang, Win-Bin; Su, Alvin W. Y.; Kuo, Yau-Hwang
臺大學術典藏	2018-09-10T05:50:34Z	Vlsi implementation of a selective median filter	Chen, C.-T.; Chen, L.-G.; Hsiao, J.-H.; LIANG-GEE CHEN
國立成功大學	2009-09	VLSI Implementation of an Edge-Oriented Image Scaling Processor	Chen, Pei-Yin; Lien, Chih-Yuan; Lu, Chi-Pin
國立交通大學	2014-12-08T15:04:18Z	VLSI IMPLEMENTATION OF AN M-ARRAY IMAGE FILTER BASED ON SHIFT REGISTER ARRAY	LEE, CY; TSAI, JM; HSU, SC
中國文化大學	2018-04	VLSI implementation of an ultra-low-cost and low-power image compressor for wireless camera networks	Chen, SL (Chen, Shih-Lun); Nie, J (Nie, Jing); Lin, TL (Lin, Ting-Lan); Chung, RL (Chung, Rih-Lung); Hsia, CH (Hsia, Chih-Hsien); Liu, TY (Liu, Tse-Yen); Lin, SY (Lin, Szu-Yin); Wu, HX (Wu, Hai-Xia)
中華大學	2006	VLSI Implementation of CORDIC-Based Geometry Rotation for High-Speed 3-D Computer Graphic Systems	宋志雲; Sung, Tze-Yun
國立中山大學	1997-06	VLSI Implementation of Digit-On-Line CORDIC with Constant Scaling Factor	Shen-Fu Hsiao; Jen-Yin Chen
中華大學	2008	VLSI Implementation of Discrete Wavelet Transform with Lifting Scheme	宋志雲; Sung, Tze-Yun
中華大學	2006	VLSI Implementation of Double- Rotation CORDIC Arithmetic	謝曜式; Shieh, Yaw-Shih
中華大學	2006	VLSI Implementation of Double- Rotation CORDIC Arithmetic (DRCA)	宋志雲; Sung, Tze-Yun
國立中山大學	1994-12	VLSI Implementation of Fully Pipelined Hadamard Transform	Shen-Fu Hsiao; Vincent Tsai
中華大學	2006	VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors	宋志雲; Sung, Tze-Yun
中華大學	2006	VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors	謝曜式; Shieh, Yaw-Shih
國立聯合大學	2007	VLSI Implementation of High-Performance CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphic Systems	Tze-Yun Sung, Hsi-Chin Hsin
中華大學	2007	VLSI Implementation of High-Performance CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphic Systems	宋志雲; Sung, Tze-Yun
國立成功大學	2004-06	VLSI implementation of implantable wireless power and data transmission micro-stimulator for neuromuscular stimulation	Lee, Shuenn-Yuh; Lev, Shyh-Chyang; Chen, Jia-Jin Jason
中華大學	2013	VLSI IMPLEMENTATION OF LOW-POWER AND HIGH-SFDR DIGITAL FREQUENCY SYNTHESIZER FOR UNDERWATER INSTRUMENTS AND NETWORK SYSTEMS	莊英慎; Juang, Ying-Shen
中華大學	2013	VLSI IMPLEMENTATION OF LOW-POWER AND HIGH-SFDR DIGITAL FREQUENCY SYNTHESIZER FOR UNDERWATER INSTRUMENTS AND NETWORK SYSTEMS	宋志雲; Sung, Tze-Yun
國立高雄第一科技大學	2006.04	VLSI implementation of low-power high-quality color interpolation processor for CCD camera	Hsia, Shih-Chang;Chen, Ming-Huei;Tsai, Po-Shien
中華大學	2006	VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors	宋志雲; Sung, Tze-Yun
中華大學	2006	VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors	謝曜式; Shieh, Yaw-Shih
國立中山大學	1995-12	VLSI implementation of multi-valued exponential bidirectional associative memory using current-mode circuits	C.C. Wang;Y.C. Chen
中華大學	2005	VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion	宋志雲; Sung, Tze-Yun
中華大學	2005	VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion	謝曜式; Shieh, Yaw-Shih
中華大學	2005	VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion	林國珍; Lin, Kuo-Jen
臺大學術典藏	2018-09-10T09:48:39Z	VLSI implementation of real-time motion compensated beamforming in synthetic transmit aperture imaging	Ho, K.-Y.;Chen, Y.-H.;Zhan, C.-Z.;y Wu, A.-Y.; Ho, K.-Y.; Chen, Y.-H.; Zhan, C.-Z.; y Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏	2018-09-10T04:07:51Z	VLSI implementation of shape-adaptive discrete wavelet transform	Tseng, P.-C.; Huang, C.-T.; Chen, L.-G.; LIANG-GEE CHEN

Showing items 909916-909965 of 2332434 (46649 Page(s) Totally)
<< < 18194 18195 18196 18197 18198 18199 18200 18201 18202 18203 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :2837373
	Visitors : 39170960 Online Users : 614 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library