English  |  正體中文  |  简体中文  |  總筆數 :2853777  
造訪人次 :  45285590    線上人數 :  845
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 91161-91185 / 2346288 (共93852頁)
<< < 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立交通大學 2018-08-21T05:57:01Z A 145 mu W 315MHz Harmonically Injection-Locked RF Transmitter with Two-Step Frequency Multiplication Techniques Dau, Nan; Chen, Yen-Ting; Liao, Yu-Te
國立交通大學 2014-12-08T15:34:49Z A 147 GHz Fully Differential D-Band Amplifier Design in 65 nm CMOS Li, Chun-Hsing; Lai, Chih-Wei; Kuo, Chien-Nan
臺大學術典藏 2013 A 147 GHz fully differential D-band amplifier design in 65 nm CMOS CHUN-HSING LI; CHUN-HSING LI; and Chien-Nan Kuo; Chih-Wei Lai; Chun-Hsing Li; Chun-Hsing Li;Chih-Wei Lai;and Chien-Nan Kuo;CHUN-HSING LI
臺大學術典藏 2018-09-10T03:29:20Z A 14b 20MSample/s CMOS pipelined ADC Chen, H.-S.; Bacrania, K.; Song, B.-S.; HSIN-SHU CHEN
國立臺灣大學 2001 A 14b 20MSamples/s CMOS Pipelined ADC Chen, Hsin-Shu; Song, Bang-Sup; Bacrania, Kantilal
臺大學術典藏 2018-09-10T07:08:37Z A 15-20GHz delay-locked loop in 90nm CMOS technology Jung-Yu Chang;Chi-Nan Chuang;Shen-Iuan Liu; Jung-Yu Chang; Chi-Nan Chuang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2020-06-04T07:54:06Z A 15-50 GHz broadband resistive FET ring mixer using 0.18-μm CMOS technology Chen, J.-H.;Kuo, C.-C.;Hsin, Y.-M.;Wang, H.; Chen, J.-H.; Kuo, C.-C.; Hsin, Y.-M.; Wang, H.; HUEI WANG
臺大學術典藏 2018-09-10T04:14:59Z A 15-80GHz MMIC SPDT switch using traveling wave concept W. H. Tu; P. Y. Chen; K. Y. Lin; H. Wang; R. B. Wu; S. S. Lu; RUEY-BEEI WU
國立交通大學 2014-12-08T15:19:12Z A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration Liu, HC; Lee, ZM; Wu, JT
國立成功大學 2019 A 15-bit 20 MS/s SHA-Less Pipelined ADC Achieving 73.7 dB SNDR with averaging correlated level shifting technique Wang, J.-C.;Hung, T.-C.;Kuo, T.-H.
國立交通大學 2014-12-08T15:18:11Z A 15-bit 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration (vol 40, pg 1047, 2005) Liu, HC; Lee, ZM; Wu, JT
國立臺灣大學 2006 A 15-Gb/s 2:1 multiplexer in 0.18-μm CMOS Chien, Jun-Chau; Lu, Liang-Hung
臺大學術典藏 2021-03-12T08:41:05Z A 15-Gb/s 2:1 multiplexer in 0.18-μm CMOS JUN-CHAU CHIEN; 簡俊超; JUN-CHAU CHIEN
臺大學術典藏 2018-09-10T08:47:26Z A 15-mW 2.4-GHz IEEE 802.15.4 Transmitter with a FIR-embedded Phase Modulator Y.-H. Liu; H.-H. Lo; T.-H. Lin; TSUNG-HSIEN LIN
國立成功大學 2015 A 15-Year Nationwide Epidemiological Analysis of Guillain-Barre Syndrome in Taiwan Huang, Wan-Chun; Lu, Chin-Li; Chen, Solomon Chih-Cheng
國立臺灣大學 2007 A 15/30-GHz Dual-Band Multiphase Voltage-Controlled Oscillator in 0.18- μm CMOS Hsieh, Hsieh-Hung; Hsu, Ying-Chih; Lu, Liang-Hung
國立臺灣大學 1999 A 155-MHz BiCMOS automatic gain control amplifier Huang, Po-Chiun; Huang, Chen-Yi; Wang, Chorng-Kuang
國立臺灣大學 2006 A 155.52 Mbps–3.125 Gbps Continuous-Rate Clock and Data Recovery Circuit Yang, Rong-Jyi; Chao, Kuan-Hua; Hwu, Sy-Chyuan; Liang, Chuan-Kang; Liu, Shen-Iuan
國立交通大學 2014-12-08T15:25:47Z A 15b 20MS/s CMOS pipelined ADC with digital background calibration Liu, HC; Lee, ZM; Wu, JT
國立臺灣大學 2005-05 A 15mW 69dB 2 Gsamples/s CMOS analog front-end for low-band UWB applications Lee, Hua-Chin; Lin, Chien-Chih; Wu, Chia-Hsin; Liu, Shen-Iuan; Wang, Chorng-Kuang; Tsao, Hen-Wai
國立交通大學 2019-06-03T01:09:15Z A 16 Channel Real-Time EEG Processing Based on ORICA Algorithm using 28nm CMOS Technology Wang, Kai-Yen; Ho, Yun-Lung; Huang, Yu-De; Fang, Wai-Chi
國立成功大學 2008-09 A 16-44 GHz compact doubly balanced monolithic ring mixer Lin, Chih-Ming; Lin, Hua-Kuel; Lin, Chiung-Feng; Lai, Yu-Ann; Lin, Che-Hung; Wang, Yeong-Her
國立交通大學 2019-04-02T06:04:44Z A 16-Channel CMOS Chopper-Stabilized Analog Front-End Acquisition Circuits for ECoG Detection Cheng, Cheng-Hsiang; Chen, Zhi-Xin; Wu, Chung-Yu
國立交通大學 2018-08-21T05:53:44Z A 16-Channel CMOS Chopper-Stabilized Analog Front-End ECoG Acquisition Circuit for a Closed-Loop Epileptic Seizure Control System Wu, Chung-Yu; Cheng, Cheng-Hsiang; Chen, Zhi-Xin
國立交通大學 2018-08-21T05:53:55Z A 16-Gb/s 14.7-mW Tri-Band Cognitive Serial Link Transmitter With Forwarded Clock to Enable PAM-16/256-QAM and Channel Response Detection Du, Yuan; Cho, Wei-Han; Huang, Po-Tsang; Li, Yilei; Wong, Chien-Heng; Du, Jieqiong; Kim, Yanghyo; Hu, Boyu; Du, Li; Liu, Chunchen; Lee, Sheau Jiung; Chang, Mau-Chung Frank

顯示項目 91161-91185 / 2346288 (共93852頁)
<< < 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 > >>
每頁顯示[10|25|50]項目