English  |  正體中文  |  简体中文  |  总笔数 :2853524  
造访人次 :  45224551    在线人数 :  800
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 92051-92075 / 2346275 (共93851页)
<< < 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣大學 2007 A 4–41 GHz Singly Balanced Distributed Mixer Using GaAs pHEMT Technology Chang, F.-C.; Wu, P.-S.; Lei, M.-F.; Wang, H.
淡江大學 2024-10-25 A 5 Gb/s Receiver with Decision Feedback Equalizer and Baud-Rate Clock and Data Recovery Circuit for 8K Displays in 90 nm CMOS Process Lin, Wei-Ting;Lin, Hung-Yen;Shih, Horng-Yuan
臺大學術典藏 2020-06-11T06:34:52Z A 5 Gb/s Voltage-Mode Transmitter Using Adaptive Time-Based De-Emphasis Su, W.-J.;Liu, S.-I.; Su, W.-J.; Liu, S.-I.; SHEN-IUAN LIU
國立成功大學 2004-02 A 5 GHz 0.18 mu m CMOS mixer for 802.11a WLAN receiver applications Chu, Yuan-Kai; Chuang, Huey-Ru
臺大學術典藏 2018-09-10T07:42:49Z A 5 GHz CMOS frequency synthesizer with an injection-locked frequency divider and differential switched-capacitors P.-Y. Deng;J.-F. Kiang; P.-Y. Deng; J.-F. Kiang; JEAN-FU KIANG
國立成功大學 2009-06 A 5 GHz Differential Colpitts CMOS VCO Using the Bottom PMOS Cross-Coupled Current Source Hou, Jian-An; Wang, Yeong-Her
臺大學術典藏 2005 A 5 GHz novel 0.18μm inductor-less CMOS sub-harmonic mixer Upadhyaya, P.; Rajashekharaiah, M.; Zhang, Yang; Heo, Deukhyoun; Chen, Yi-Jan Emery; Upadhyaya, P.; Rajashekharaiah, M.; Zhang, Yang; Heo, Deukhyoun; Chen, Yi-Jan Emery
國立臺灣大學 2005 A 5 GHz novel 0.18μm inductor-less CMOS sub-harmonic mixer Upadhyaya, P.; Rajashekharaiah, M.; Zhang, Yang; Heo, Deukhyoun; Chen, Yi-Jan Emery
國立交通大學 2014-12-08T15:12:40Z A 5 GHz RFIC single chip solution in GaInP/GaAs HBT technology Meng, Chin-Chun; Wu, Tzung-Han
國立臺灣大學 2007 A 5 GHz, 192.6 dBc/Hz/mW FOM, LC–VCO System With Amplitude Control Loop and LDO Voltage Regulator in 0.18 μm CMOS Lin, Tsung-Hsien; Hsu, Ruei-Lin; Li, Cheng-Lung; Tseng, Ying-Che
國立臺灣科技大學 2009-11-02 A 5 kW Boost Converter with Various Passive/Active Snubbers for Reducing Component Stress and Achieving High Efficiency Tsai-Fu Wu;Yong-Dong Chang;Chih-Hao Chang;He-Xing Lee;Kung-Yen Lee;Jeng-Gung Yang
臺大學術典藏 2018-09-10T07:25:34Z A 5 kW boost converter with various passive/active snubbers for reducing component stress and achieving high efficiency KUNG-YEN LEE;Yang, J.-G.;Lee, K.-Y.;Lee, H.-X.;Chang, C.-H.;Chang, Y.-D.;Wu, T.-F.; Wu, T.-F.; Chang, Y.-D.; Chang, C.-H.; Lee, H.-X.; Lee, K.-Y.; Yang, J.-G.; KUNG-YEN LEE
國立臺灣大學 2005-01 A 5 nm Ruthenium Thin Film as a Directly Plate-able Copper Diffusion Barrier Arunagiri, T. N.; Zhang, Y.; Chyan, O.; El-Bounani, M.; Kim, M. J.; Wu, C. T.; Chen, L. C.; Chen, K. H.
國立成功大學 2013-09 A 5 to 45 GHz Distributed Mixer With Cascoded Complementary Switching Pairs Lin, Yu-Sheng; Lu, Chun-Lin; Wang, Yeong-Her
臺大學術典藏 2020-06-11T06:34:48Z A 5-20 Gb/s power scalable adaptive linear equalizer using edge counting Lin, Y.-F.;Huang, C.-C.;Lee, J.-Y.M.;Chang, C.-T.;Liu, S.-I.; Lin, Y.-F.; Huang, C.-C.; Lee, J.-Y.M.; Chang, C.-T.; Liu, S.-I.; SHEN-IUAN LIU
國立臺灣科技大學 2016 A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS Chung, Y.-H.;Tsai, C.-H.;Yeh, H.-C.
國立臺灣科技大學 2017 A 5-b 1-GS/s binary-search ADC in 90nm CMOS Chung, Y.-H;Tsai, C.-H;Yeh, H.-C.
國立臺灣科技大學 2017 A 5-bit 1-GS/s binary-search ADC in 90-nm CMOS Chung, Y.-H;Tsai, C.-H;Yeh, H.-C.
國立成功大學 2009-02 A 5-bit 4.2-GS/s Flash ADC in 0.13-mu m CMOS Process Lin, Ying-Zu; Chang, Soon-Jyh; Liu, Yen-Ting
臺大學術典藏 2021-04-22T08:10:01Z A 5-bit 400-MS/s time domain flash ADC in 0.18-�gm CMOS Lin, Y.-C.; Tsao, H.-W.; HEN-WAI TSAO
國立成功大學 2019-12 A 5-Degrees-of-Freedom Lightweight Elbow-Wrist Exoskeleton for Forearm Fine-Motion Rehabilitation Wu;Kuan-Yi;Su;Yin-Yu;Yu;Ying-Lung;Lin;Ching-Hui;Lan;Chao-Chieh
國立臺灣大學 2007-01 A 5-gene signature and clinical outcome in non-small-cell lung cancer Chen, H.-Y.; Yu, S.-L.; Chen, C.-H.; Chang, G.-C.; Chen, C.-Y.; Chen, W.J.; Chen, J.J.W.; Yang, P.-C.
國立交通大學 2014-12-08T15:26:22Z A 5-GHz CMOS double-quadrature receiver for IEEE 802.11a applications Wu, CY; Chou, CY
國立交通大學 2014-12-08T15:39:31Z A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator Wu, CY; Chou, CY
國立臺灣大學 2009 A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors Deng, P.-Y.; Kiang, J.-F.

显示项目 92051-92075 / 2346275 (共93851页)
<< < 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 > >>
每页显示[10|25|50]项目