English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52547679    Online Users :  870
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 544726-544775 of 2348570  (46972 Page(s) Totally)
<< < 10890 10891 10892 10893 10894 10895 10896 10897 10898 10899 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣科技大學 2003 Layout Improvement for the Facility Design of Semiconductor Fabrication Chen, J. C. ; Peng, G. M. ; Sun, C. J. ; Wang, J. J. ; Chang, P. F. ; Dai, R. D.
中原大學 2003-03 Layout Improvement for the Facility Design of Semiconductor Fabrication J. C. Chen;G. M. Peng;C. J. Sun;J. J. Wang;P. F. Chang;R. D. Dai;
國立臺灣科技大學 2004 Layout Improvement for Wafer Fabrication Plants Chen, J. C. ; Yang, R. T. ; Peng, K. M. ; Wang, C. C.
中原大學 2004-03 Layout Improvement for Wafer Fabrication Plants J. C. Chen;R. T. Yang;K. M. Peng;C. C. Wang;
臺大學術典藏 2022-09-21T23:30:15Z Layout of 1.50-inch, 3207-ppi oled display with oslsi/silsi structure capable of division driving fabricated through vlsi process with side-by-side patterning by photolithography Saito, Toshihiko; Mizuguchi, Toshiki; Okamoto, Yuki; Ito, Minato; Toyotaka, Kouhei; Kozuma, Munehiro; Matsuzaki, Takanori; Kobayashi, Hidetomo; Onuki, Tatsuya; Hiura, Yoshikazu; Hodo, Ryota; Sasagawa, Shinya; Kunitake, Hitoshi; Nakamura, Daiki; Sato, Hitomi; Kimura, Hajime; Wu, Chih Chiang; Yoshida, Hiroshi; Chen, Min Cheng; MING-HAN LIAO; Chang, Shou Zen; Yamazaki, Shunpei
國立交通大學 2017-04-21T06:49:53Z Layout Optimization on ESD Diodes for Giga-Hz RF and High-Speed I/O Circuits Yeh, Chih-Ting; Liang, Yung-Chih; Ker, Ming-Dou
國立交通大學 2014-12-08T15:25:51Z Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces Chang, WJ; Ker, MD
中原大學 1998-11-10 Layout structure for improving resistance uniformity of a polysilicon resistor Shen-Wen Cheng;Chun-Lin Cheng
國立交通大學 2014-12-08T15:21:45Z Layout Styles to Improve CDM ESD Robustness of Integrated Circuits in 65-nm CMOS Process Ker, Ming-Dou; Lin, Chun-Yu; Chang, Tang-Long
國立臺灣大學 1985-09 Layout System Vol. 1:Computer-Aided VLSI Routing Design Chen, S. J.; 龐台銘; 于惠中; 馮武雄; Chen, S. J.; 龐台銘; 于惠中; Feng, Wu-Shiung
國立臺灣大學 1985 Layout System Vol. 2:Symbolic Layout and Circuit Compaction for CMOS IC Design Chen, S. J.; 龐台銘; 于惠中; 馮武雄; Chen, S. J.; 龐台銘; 于惠中; Feng, Wu-Shiung
國立臺灣大學 1985-09 Layout System Vol. 3:Design and Implementation of a Design Rule Checking System for VLSI Design Chen, S. J.; 龐台銘; 于惠中; 馮武雄; Chen, S. J.; 龐台銘; 于惠中; Feng, Wu-Shiung
國立臺灣大學 1986-09 Layout System Vol. 4:an Automatic Placement System for VLSI Layouts Chen, S. J.; 龐台銘; 于惠中; 馮武雄; Chen, S. J.; 龐台銘; 于惠中; Feng, Wu-Shiung
國立交通大學 2014-12-08T15:25:40Z Layout techniques for on-chip interconnect inductance reduction Tu, SW; Jou, JY; Chang, YW
臺大學術典藏 2018-09-10T04:53:44Z Layout techniques for on-chip interconnect inductance reduction Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; YAO-WEN CHANG
義守大學 2011 Layout 設計與電磁相容之研究 陳安吉; An-Chi chen
國立中山大學 2006-08 Layout-Aware Multi-Layer Multi-Level Scan Tree Synthesis X.L. Li;S.J. Wang;K.S.M. Li
國立中山大學 2006-08 Layout-Aware Scan Chain Reorder for Skewed-Load Transition Test Coverage K.L. Peng;S.J. Wang;K.S.M. Li
國立交通大學 2019-10-05T00:09:48Z Layout-Based Dual-Cell-Aware Tests Wu, Tse-Wei; Lee, Dong-Zhen; Wu, Kai-Chiang; Huang, Yu-Hao; Chen, Ying-Yen; Chen, Po-Lin; Chern, Mason; Lee, Jih-Nung; Kao, Shu-Yi; Chao, Mango C. -T.
國立交通大學 2017-04-21T06:56:48Z Layout-Based Soft Error Rate Estimation Framework Considering Multiple Transient Faults-From Device to Circuit Level Huang, Hsuan-Ming; Wen, Charles H. -P.
臺大學術典藏 2018-09-10T15:33:11Z Layout-Dependent Effects-Aware Analytical Analog Placement Ou, H.-C.; Tseng, K.-H.; Liu, J.-Y.; Wu, I.-P.; Chang, Y.-W.; Ou, H.-C.; Tseng, K.-H.; Liu, J.-Y.; Wu, I.-P.; Chang, Y.-W.; YAO-WEN CHANG
國立交通大學 2014-12-08T15:27:35Z Layout-Dependent Stress Effect on High-Frequency Characteristics and Flicker Noise in Multifinger and Donut MOSFETs Yeh, Kuo-Liang; Guo, Jyh-Chyurn
臺大學術典藏 2018-09-10T15:23:14Z Layout-dependent-effects-aware analytical analog placement Ou, H.-C.;Tseng, K.-H.;Liu, J.-Y.;Wu, I.-P.;Chang, Y.-W.; Ou, H.-C.; Tseng, K.-H.; Liu, J.-Y.; Wu, I.-P.; Chang, Y.-W.; YAO-WEN CHANG
臺大學術典藏 2022-02-21T23:31:24Z LayoutTransformer: Scene Layout Generation with Conceptual and Spatial Diversity Yang, Cheng Fu; Fan, Wan Cyuan; Yang, Fu En; Wang, Yu Chiang Frank
臺大學術典藏 2021-01-04T05:52:14Z Laypeople's source selection in online health information-seeking process Chi, Y.;He, D.;Jeng, W.; Chi, Y.; He, D.; Jeng, W.; Wei Jeng
國立成功大學 2011-07-31 LAZ1021鎂鋰合金延脆轉換特性之應變速率及織構效應探討 黃鶉亦; Huang, Chun-Yi
國立成功大學 2011-07-07 LAZ1021鎂鋰合金延脆轉換特性之應變速率及織構效應探討 黃鶉亦; Huang, Chun-Yi
國立臺灣大學 2004 Lazarillo de Tormes: variantes de la t?cnica narrativa de la novela al cine Luisa Shu-Ying Chang
臺大學術典藏 2018-09-10T04:52:34Z Lazarillo de Tormes: Variantes de la t?cnica narrativa de la novela al cine SHU-YING CHANG; SHU-YING CHANG; SHU-YING CHANG
臺大學術典藏 2020-06-04T07:49:00Z Lazy decision diagrams for word-level model manipulation in software verification Wang, F.; Wang, F.; FARN WANG
亞洲大學 2006 Lazy Indirect Illumination Evaluation Using Barycentric Coordinates 蔡淵裕;Tsai, Yuan-Yu
國立臺灣大學 2008-09 LA及LO雜種百合微體繁殖及促成栽培技術 許圳塗
中華大學 2005 LB-Packing-Based Floorplan Design on DBL Representation 顏金泰; YAN, JIN-TAI
臺大學術典藏 2020-05-26T09:26:46Z LBA1_PR: Osimertinib as first-line treatment for EGFR mutation-positive advanced NSCLC: updated efficacy and safety results from two Phase I expansion cohorts J?nne P.A.;Ohe Y;Nogami N;John T;Kim D.-W;Kurata T;Lee C.K;Chih-Hsin Yang;Ramalingam S; Ramalingam S; CHIH-HSIN YANG; Lee C.K; Kurata T; Kim D.-W; John T; Nogami N; Ohe Y; Jänne P.A.
臺大學術典藏 2020-05-26T09:26:45Z LBA2_PR: Osimertinib (AZD9291) in pre-treated pts with T790M-positive advanced NSCLC: updated Phase 1 (P1) and pooled Phase 2 (P2) results Mitsudomi T.;Cantarini M;J?nne P.A;Ramalingam S.S;Chih-Hsin Yang; CHIH-HSIN YANG; Ramalingam S.S; Jänne P.A; Cantarini M; Mitsudomi T.
國立成功大學 2009 LBM simulations of channel flow with a cylinder by the field synergy principle Yang, Yue-Tzu; Chen, Cha'o-Kuang; Chang, Shing-Cheng; Sun, Szu-Yu
亞洲大學 2021-10-12 LBPCNN人臉辨識演算法實現於樹莓派門禁監控系統 沈岳駿; SHEN, YUEH-CHUN
國立暨南國際大學 2012 LBPS: Load-Based Power Saving in the IEEE 802.16e Network Kuo, YC; Kuo, YC
國立暨南國際大學 2012 LBPS: Load-Based Power Saving in the IEEE 802.16e Network Shen, YS; Shen, YS
國立暨南國際大學 2012 LBPS: Load-Based Power Saving in the IEEE 802.16e Network 楊峻權; Yang, CC
國立成功大學 2006 LBS 系統之 CKNN 與 CRKNN 查詢之處理與系統開發 李強
中華大學 2012 LBSkeleton (Listening Bio-Skeletion) 黃致傑; Huang, Scottie Chih-Chieh
國立政治大學 2009 LBS定位之商圈/展場創新服務研究計畫 黃國峯;林谷合
國立臺灣師範大學 2015-11-17T08:52:38Z LBS定位服務簡介 陳哲銘; 賴政國; 賴建盛; 黃俊閔 
元培科技大學 2008-06-06 LBS技術於行動觀光導覽運用之研究-以花蓮地區為例 蔡忠宏
國立高雄第一科技大學 2005 LBS服務在行動電話介面設計之開發 蘇國瑋
育達商業科技大學 2011 LBS網路虛擬社群行動嚴肅遊戲之研發-以iPhone謎遊天下為例 梁志雄;石書諭
國立聯合大學 2009 LC Alignment on the Films of Polyhedral Oligomeric Silsesquioxane Nanoparticle S. C Jeng, Y. M Shieh, S. J Hwang
國立交通大學 2019-04-03T06:37:49Z LC mixture with promoted electro-optical properties for LCD applications by using a highly UV-resistant dopant Liu, Shih-Hsien; Yang, Po-Jen; Lin, Hong-Cheu
國立中山大學 2009 LC-ESI-MS 和LC-ICP-MS在生物及食品樣品中微量砷及硒形態分析之應用 江旭禎; Shiuh-Jen Jiang

Showing items 544726-544775 of 2348570  (46972 Page(s) Totally)
<< < 10890 10891 10892 10893 10894 10895 10896 10897 10898 10899 > >>
View [10|25|50] records per page