English  |  正體中文  |  简体中文  |  Total items :2853777  
Visitors :  45276321    Online Users :  918
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 90911-90920 of 2346288  (234629 Page(s) Totally)
<< < 9087 9088 9089 9090 9091 9092 9093 9094 9095 9096 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣大學 2008-07 A 10-35 GHz low power bulk-driven mixer using 0.13-μm CMOS process Kuo, Chun-Lin; Huang, Bo-Jr; Kuo, Che-Chung; Lin, Kun-You; Wang, Huei
國立成功大學 2009-02 A 10-40 GHZ, Broadband Subharmonic Monolithic Mixer in 0.18 mu m CMOS Technology Lin, Chih-Ming; Lin, Hua-Kuei; Lai, Yu-Ann; Chang, Chieh-Pin; Wang, Yeong-Her
國立交通大學 2014-12-08T15:03:43Z A 10-B 225-MHZ CMOS DIGITAL-TO-ANALOG CONVERTER (DAC) WITH THRESHOLD-VOLTAGE COMPENSATED CURRENT SOURCES CHIN, SY; WU, CY
臺大學術典藏 2018-09-10T09:21:52Z A 10-b 320-MS/s stage-gain-error self-calibration pipeline ADC Tseng, C.-J.;Chen, H.-W.;Shen, W.-T.;Cheng, W.-C.;Chen, H.-S.; Tseng, C.-J.; Chen, H.-W.; Shen, W.-T.; Cheng, W.-C.; Chen, H.-S.; HSIN-SHU CHEN
國立暨南國際大學 2013 A 10-b Two-Stage DAC with an Area-Efficient Multiple-Output Voltage Selector and a Linearity-Enhanced DAC-Embedded Op-Amp for LCD Column Driver ICs 蕭敬民; Hsiao, CM
國立暨南國際大學 2013 A 10-b Two-Stage DAC with an Area-Efficient Multiple-Output Voltage Selector and a Linearity-Enhanced DAC-Embedded Op-Amp for LCD Column Driver ICs 尹邦嚴; Yin, PY
國立成功大學 2019 A 10-bit 1-GS/s 2x-interleaved timing-skew calibration free SAR ADC Hu, Hu H.-J.;Cheng, Y.-S.;Chang, S.-J.
臺大學術典藏 2018-09-10T08:19:09Z A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
國立臺灣科技大學 2017 A 10-bit 100-MS/s 2b/cycle-Assisted SAR ADC in 180nm CMOS Chung, Y.-H.;Tseng, H.-W.
國立臺灣科技大學 2017 A 10-bit 100-MS/s SAR ADC with capacitor swapping technique in 90-nm CMOS Chung, Y.-H.;Shih, Shih S.-Y.

Showing items 90911-90920 of 2346288  (234629 Page(s) Totally)
<< < 9087 9088 9089 9090 9091 9092 9093 9094 9095 9096 > >>
View [10|25|50] records per page