English  |  正體中文  |  简体中文  |  总笔数 :2853777  
造访人次 :  45276452    在线人数 :  906
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 90911-90935 / 2346288 (共93852页)
<< < 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣大學 2008-07 A 10-35 GHz low power bulk-driven mixer using 0.13-μm CMOS process Kuo, Chun-Lin; Huang, Bo-Jr; Kuo, Che-Chung; Lin, Kun-You; Wang, Huei
國立成功大學 2009-02 A 10-40 GHZ, Broadband Subharmonic Monolithic Mixer in 0.18 mu m CMOS Technology Lin, Chih-Ming; Lin, Hua-Kuei; Lai, Yu-Ann; Chang, Chieh-Pin; Wang, Yeong-Her
國立交通大學 2014-12-08T15:03:43Z A 10-B 225-MHZ CMOS DIGITAL-TO-ANALOG CONVERTER (DAC) WITH THRESHOLD-VOLTAGE COMPENSATED CURRENT SOURCES CHIN, SY; WU, CY
臺大學術典藏 2018-09-10T09:21:52Z A 10-b 320-MS/s stage-gain-error self-calibration pipeline ADC Tseng, C.-J.;Chen, H.-W.;Shen, W.-T.;Cheng, W.-C.;Chen, H.-S.; Tseng, C.-J.; Chen, H.-W.; Shen, W.-T.; Cheng, W.-C.; Chen, H.-S.; HSIN-SHU CHEN
國立暨南國際大學 2013 A 10-b Two-Stage DAC with an Area-Efficient Multiple-Output Voltage Selector and a Linearity-Enhanced DAC-Embedded Op-Amp for LCD Column Driver ICs 蕭敬民; Hsiao, CM
國立暨南國際大學 2013 A 10-b Two-Stage DAC with an Area-Efficient Multiple-Output Voltage Selector and a Linearity-Enhanced DAC-Embedded Op-Amp for LCD Column Driver ICs 尹邦嚴; Yin, PY
國立成功大學 2019 A 10-bit 1-GS/s 2x-interleaved timing-skew calibration free SAR ADC Hu, Hu H.-J.;Cheng, Y.-S.;Chang, S.-J.
臺大學術典藏 2018-09-10T08:19:09Z A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
國立臺灣科技大學 2017 A 10-bit 100-MS/s 2b/cycle-Assisted SAR ADC in 180nm CMOS Chung, Y.-H.;Tseng, H.-W.
國立臺灣科技大學 2017 A 10-bit 100-MS/s SAR ADC with capacitor swapping technique in 90-nm CMOS Chung, Y.-H.;Shih, Shih S.-Y.
國立臺灣科技大學 2014 A 10-bit 100MS/s successive approximation register analog-to-digital converter design Huangy, J.-F.;Laiya, W.-C.;Hsiehy, C.-G.
國立臺灣科技大學 2019 A 10-bit 1026-Channel Column Driver IC with Partially Segmented Piecewise Linear Digital-to-Analog Converters for UHD TFT-LCDs with One Billion Color Display Lu, C.-W.;Lai, Lee P.-Y.;Chang, Y.-G.;Huang, X.-W.;Cheng, J.-S.;Tseng, P.-Y.;Chou, Chou C.-H.;Chen, P.;Chang, T.-Y.;Liu, J.Y.-C.
中華大學 2005 A 10-bit 160-MSPS 2.5-V Segmented Current Steering CMOS DAC for WLAN Applications 田慶誠; Tien, Ching-Cheng
淡江大學 2005-06-14 A 10-bit 2.5 mW 0.27 mm2 CMOS DAC with spike-free switching 郭建宏; Kuo, Chien-hung; Tsai, Jen-chieh
國立臺灣科技大學 2014 A 10-bit 20 MS/s successive approximation register analog-to-digital converter using single-sided DAC switching method for control application Lai, W.-C.;Huang, J.-F.;Hsieh, C.-G.
臺大學術典藏 2018-09-10T09:47:37Z A 10-Bit 200 MS/s capacitor-sharing pipeline ADC Tseng, C.-J.;Hsieh, Y.-C.;Yang, C.-H.;Chen, H.-S.; Tseng, C.-J.; Hsieh, Y.-C.; Yang, C.-H.; Chen, H.-S.; HSIN-SHU CHEN
國立交通大學 2014-12-08T15:30:05Z A 10-Bit 200-MS/s Digitally-Calibrated Pipelined ADC Using Switching Opamps Fang, Bing-Nan; Wu, Jieh-Tsorng
臺大學術典藏 2018-09-10T09:25:30Z A 10-bit 200-MS/s Reconfigurable Pipelined A/D Converter C-C Ho;T-C Lee; C-C Ho; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2019-10-31T07:12:32Z A 10-bit 200MS/s Capacitor-Sharing Pipeline ADC HSIN-SHU CHEN;Hsin-Shu Chen;Ching-Hua Yang;Yi-Chun Hsieh;Chien-Jian Tseng; Chien-Jian Tseng; Yi-Chun Hsieh; Ching-Hua Yang; Hsin-Shu Chen; HSIN-SHU CHEN
中華大學 2006 A 10-bit 250-MSPS Digital to Analog Converter for WLAN Applications 田慶誠; Tien, Ching-Cheng
中華大學 2006 A 10-bit 250-MSPS Digital to Analog Converter for WLAN Applications 王志湖; Wang, Chih-Hu
臺大學術典藏 2021-05-24T13:07:20Z A 10-bit 300 MS/s pipeline ADC with time-domain MDAC HSIN-SHU CHEN; Tseng, Chien Jian; Chuang, Yu Wei; Chang, Chun Wei
臺大學術典藏 2021-09-02T00:04:59Z A 10-bit 300 MS/s pipeline ADC with time-domain MDAC Chen H.-S;Tseng C.-J;Chuang Y.-W;Chang C.-W.; Chen H.-S; Tseng C.-J; Chuang Y.-W; Chang C.-W.; HSIN-SHU CHEN
國立交通大學 2014-12-08T15:29:24Z A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias Generation Fang, Bing-Nan; Wu, Jieh-Tsorng
國立臺灣科技大學 2016 A 10-bit 40 MS/s successive approximation register analog-to-digital converter with Vcm-based method for wireless communications Lai, W.C.

显示项目 90911-90935 / 2346288 (共93852页)
<< < 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 > >>
每页显示[10|25|50]项目