臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

or enter the first few letters:

Showing items 916706-916715 of 2348487 (234849 Page(s) Totally)
<< < 91666 91667 91668 91669 91670 91671 91672 91673 91674 91675 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣大學	2003	VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-based Communication Systems	Kuo, Jen-Chih; Wen, Ching-Hua; Lin, Chih-Hsiu; Wu, An-Yeu
國立臺灣師範大學	2019-09-03T10:49:33Z	VLSI Design of Advanced Encryption Standard	葉幸彰; Hsing-Chang Yeh
國立中山大學	2000-08	VLSI Design of an Efficient Embedded Zerotree Wavelet Coder with Function of Digital Watermarking	Shen-Fu Hsiao;Yor-Chin Tai;Kai-Hsiang Chang
國立中山大學	2000-06	VLSI Design of an Efficient Embedded Zerotree Wavelet Coder with Function of Digital Watermarking	Shen-Fu Hsiao; Yor-Chin Tai; Kai-Hsiang Chang
國立成功大學	2019-01	VLSI Design of an Efficient Flicker-Free Video Defogging Method for Real-Time Applications	Shiau;Yeu-Horng;Kuo;Yao-Tsung;Chen;Pei-Yin;Hsu;Feng-Yuan
東方設計學院	2011-02	VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm	Kuan,; Ta-Wen; Wang, Jhing-Fa; Wang, Jia-Ching; Lin, Po-Chuan; Gu, Gaung-Hui; 林博川; (東方設計學院電子與資訊系)
國立成功大學	2012-04	VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm	Kuan, Ta-Wen; Wang, Jhing-Fa; Wang, Jia-Ching; Lin, Po-Chuan; Gu, Gaung-Hui
國立臺灣大學	1995-05	VLSI design of clustering analyser using systolic arrays	Lai, M.F.; Nakano, M.; Wu, Y.P.; Hsieh, C.H.
臺大學術典藏	2004-05	VLSI design of dual-mode Viterbi/turbo decoder for 3GPP	Huang, Kai; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu; Huang, Kai; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu
國立臺灣大學	2004-05	VLSI design of dual-mode Viterbi/turbo decoder for 3GPP	Huang, Kai; Li, Fan-Min; Shen, Pei-Ling; Wu, An-Yeu

Showing items 916706-916715 of 2348487 (234849 Page(s) Totally)
<< < 91666 91667 91668 91669 91670 91671 91672 91673 91674 91675 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 52205083 Online Users : 1297 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library