English  |  正體中文  |  简体中文  |  Total items :2875273  
Visitors :  54514227    Online Users :  1642
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 92361-92370 of 2351408  (235141 Page(s) Totally)
<< < 9232 9233 9234 9235 9236 9237 9238 9239 9240 9241 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T05:27:04Z A 5Gbps CMOS automatic gain control amplifier for 10GBase-LX I-Hsin Wang; Wei-Sheng Chen; Shen-Iuan Liu; SHEN-IUAN LIU
國立交通大學 2014-12-12T02:30:38Z A 5GHz CMOS Power Amplifier for IEEE 802.11a Wireless LAN 王自強; Dz-Chung Wang; 溫懷岸; 羅正忠; Kuei-Ann Wen; Jen-Chung Lou
國立臺灣大學 2004 A 5GHz LNA with new compact gain controllable active balun for ISM band applications Rajashekharaiah, Mallesh; Upadhyaya, Parag; Heo, Deukhyoun; Chen, Yi-Jan Emery
國立臺灣科技大學 2007 A 5GHz low phase noise hartley quadrature CMOS VCO Jang S.-L.; Chen H.-M.; Han J.-C.; Lee C.-F.; Jhuang Y.-D.
臺大學術典藏 2018-09-10T07:43:10Z A 5GHz Phase-Locked Loop Using Dynamic Phase-Error Compensation Technique for Fast Settling in 0.18-μm CMOS W.-H. Chiu;Y.-H. Huang;T.-H. Lin; W.-H. Chiu; Y.-H. Huang; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T05:50:33Z A 5mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications Lin, C.-P.; Tseng, P.-C.; Chiu, Y.-T.; Lin, S.-S.; Cheng, C.-C.; Fang, H.-C.; Chao, W.-M.; Chen, L.-G.; LIANG-GEE CHEN
亞洲大學 2010-11 A 5V/200V SOI Device with a Vertically Linear Graded Drift Region 楊紹明;Yang, Shao-Ming;許健;Sheu, Gene;蔡宗叡;Tsai, Jung-Ruey
國立臺灣大學 2007 A 5–6 GHz 1-V CMOS Direct-Conversion Receiver With an Integrated Quadrature Coupler Chen, Hsiao-Chin; Wang, Tao; Lu, Shey-Shi
國立臺灣科技大學 2007 A 6 GHz low power differential VCO Jang, S.-L.;Lee, S.-H.;Chiu, C.-C.;Chuang, Y.-H.
臺大學術典藏 2002-05 A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay Liu, Shen-Iuan; Chang, Hsiang-Hui; Lin, Jyh-Woei; Liu, Shen-Iuan; Chang, Hsiang-Hui; Lin, Jyh-Woei

Showing items 92361-92370 of 2351408  (235141 Page(s) Totally)
<< < 9232 9233 9234 9235 9236 9237 9238 9239 9240 9241 > >>
View [10|25|50] records per page