English  |  正體中文  |  简体中文  |  总笔数 :2830311  
造访人次 :  32557649    在线人数 :  1062
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 90251-90275 / 2314391 (共92576页)
<< < 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣大學 2002 A 0.8-V 128-Kb Four-Way Set-Associative Two-Level CMOS Cache Memory Using Two-Stage Wordline/Bitline-Oriented Tag-Compare (WLOTC/BLOTC) Scheme Lin, Perng-Fei; Kuo, J.B.
臺大學術典藏 2018-09-10T04:15:05Z A 0.8-V 128-Kb Four-Way Set-Associative Two-Level CMOS Cache Memory Using Two-Stage Wordline/Bitline-Oriented Tag-Compare (WLOTC/BLOTC) Scheme P. F. Lin; J. B. Kuo; JAMES-B KUO
國立成功大學 2008-09 A 0.8-V 250-MSample/s double-sampled inverse-flip-around sample-and-hold circuit based on switched-opamp architecture Ou, Hsin-Hung; Liu, Bin-Da; Chang, Soon-Jyh
國立成功大學 2022 A 0.8-μW and 74-dB High-Pass Sigma-Delta Modulator with OPAMP Sharing and Noise-Coupling Techniques for Biomedical Signal Acquisition Lee, S.-Y.;Lee, H.-Y.;Kung, C.-H.;Su, P.-H.;Chen, J.-Y.
國立成功大學 2022 A 0.82mW 14b 130MS/S Pipelined-SAR ADC With a Distributed Averaging Correlated Level Shifting (DACLS) Ringamp and Bypass-Window Backend Wang, J.-C.;Kuo, T.-H.
國立交通大學 2014-12-08T15:25:24Z A 0.8V 5.9GHz wide tuning range cmos VCO using inversion-mode bandswitching varactors Wu, CY; Yu, CY
國立高雄師範大學 2008-12 A 0.8V Folded-Cascode Low Noise Amplifier for Multi-band Applications Ruey-Lue Wang;Shih-Chih Chen;Cheng-Lin Huang;Chang-Xing Gao;Yi-Shu Lin; 王瑞祿
國立臺灣師範大學 2014-10-30T09:28:41Z A 0.8V SOP-Based Cascade Multibit Delta-Sigma Modulator for Wideband Applications Chien-Hung Kuo; Kuan-Yi Lee; Shuo-Chau Chen
國立臺灣師範大學 2014-10-30T09:28:40Z A 0.8V SOP-Based Wideband Fourth-Order Cascade Delta-Sigma Modulator Chien-Hung Kuo; Shuo-Chau Cheng
國立交通大學 2017-04-21T06:50:06Z A 0.8V, 43.5 mu W ECG Signal Acquisition IC with a Referenceless Time-to-Digital Converter Lin, Shu-Hsuan; Lin, Fu-To; Cheng, Nai-Chen; Liao, Yu-Te
元智大學 2017-06-04 A 0.9-GHz Fully Integrated 45% PAE Class-E Power Amplifier Fabricated Using a 0.18-μm CMOS Process for LoRa Applications Yu-Ting Tseng; Jeng-Rern Yang
元智大學 2017-06-04 A 0.9-GHz Fully Integrated 45% PAE Class-E Power Amplifier Fabricated Using a 0.18-μm CMOS Process for LoRa Applications Yu-Ting Tseng; Jeng-Rern Yang
國立交通大學 2014-12-08T15:24:38Z A 0.92mm(2) 23.4mW Fully-Compliant CTC Decoder for WiMAX 802.16e Application Yen, Shao-Wei; Hu, Ming-Chih; Chen, Chih-Lung; Chang, Hsie-Chia; Jou, Shyh-Jye; Lee, Chen-Yi
國立成功大學 2018-02-12 A 0.96mA Quiescent Current, 0.0032% THD+N, 1.45W Class-D Audio Amplifier with Area-Efficient PWM-Residual-Aliasing Reduction Chien, Shih-Hsiung; Chen, Yi-Wen; Kuo, Tai-Haur
國立成功大學 2018 A 0.96mA quiescent current, 0.0032% THD+N, 1.45W Class-D audio amplifier with area-efficient PWM-residual-aliasing reduction Chien, S.-H.;Chen, Y.-W.;Kuo, T.-H.
國立成功大學 2023 A 0.98 pJ/Cycle 3.7 ppm Long-Term Stability Frequency-Locked Oscillator with Switched-Capacitor and Switched-Resistor Techniques Hsieh, Y.-S.;Li, B.-S.;Cheng, K.-W.
國立交通大學 2014-12-08T15:42:27Z A 0.99 mu A operating current Li-ion battery protection IC Shyu, YS; Wu, JC
臺大學術典藏 2020-06-11T06:48:28Z A 0.9V 15fJ/conversion-step 8-bit 1.5GS/s two-step SAR ADC Hu, Y.-S.;Huang, P.-C.;Yang, M.-T.;Wu, S.-W.;Chen, H.-S.; Hu, Y.-S.; Huang, P.-C.; Yang, M.-T.; Wu, S.-W.; Chen, H.-S.; HSIN-SHU CHEN
國立交通大學 2014-12-08T15:37:35Z A 1 GHz Equiripple Low-Pass Filter With a High-Speed Automatic Tuning Scheme Lo, Tien-Yu; Hung, Chung-Chih
國立交通大學 2014-12-08T15:14:25Z A 1 GHz OTA-Based low-pass filter with a high-speed automatic tuning scheme Lo, Tien-Yu; Hung, Chung-Chih
國立交通大學 2014-12-08T15:48:57Z A 1 logN parallel algorithm for detecting convex Hulls on image boards Lin, JC; Lin, JY
臺大學術典藏 2020-06-11T06:47:59Z A 1 mW direct conversion receiver for the 2.4 GHz ISM band Cruz, H.;Chen, Y.-J.E.; Cruz, H.; Chen, Y.-J.E.; YI-JAN EMERY CHEN
國立交通大學 2014-12-08T15:35:53Z A 1 Tbit/s Bandwidth 1024 b PLL/DLL-Less eDRAM PHY Using 0.3 V 0.105 mW/Gbps Low-Swing IO for CoWoS Application Lin, Mu-Shan; Tsai, Chien-Chun; Chang, Chih-Hsien; Huang, Wen-Hung; Hsu, Ying-Yu; Yang, Shu-Chun; Fu, Chin-Ming; Chou, Mao-Hsuan; Huang, Tien-Chien; Chen, Ching-Fang; Huang, Tze-Chiang; Adham, Saman; Wang, Min-Jer; Shen, William Wu; Mehta, Ashok
國立交通大學 2018-08-21T05:56:24Z A 1 V 175 mu W 94.6 dB SNDR 25 kHz Bandwidth Delta-Sigma Modulator Using Segmented Integration Techniques Liao, Sheng-Hui; Wu, Jieh-Tsorng
國立成功大學 2008-10 A 1 V 2.2 mW 7 GHz CMOS Quadrature VCO Using Current-Reuse and Cross-Coupled Transformer-Feedback Technology Huang, Tzuen-Hsi; Tseng, Yan-Ru

显示项目 90251-90275 / 2314391 (共92576页)
<< < 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 > >>
每页显示[10|25|50]项目