English  |  正體中文  |  简体中文  |  总笔数 :2826208  
造访人次 :  31904945    在线人数 :  1520
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 91686-91710 / 2310678 (共92428页)
<< < 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣科技大學 2011 A 5.8-GHz FREQUENCY SYNTHESIZER CHIP DESIGN FOR WORLDWIDE INTEROPERABILITY FOR MICROWAVE ACCESS APPLICATION Huang, J.F.;Shih, C.W.;Liu, R.Y.
國立臺灣科技大學 2014 A 5.8-GHz frequency synthesizer with dynamic current-matching charge pump linearization technique and an average varactor circuit Huang J.-F., Yang J.-L., Chen K.-L.
臺大學術典藏 2018-09-10T07:35:50Z A 5.8-GHz GaAs based HBT amplifier with novel RF ESD protection Huang, B.-J.;Lin, K.-Y.;Chiong, C.-C.;Wang, H.; Huang, B.-J.; Lin, K.-Y.; Chiong, C.-C.; Wang, H.; KUN-YOU LIN
元智大學 2003-06 A 5.8-GHz high efficient, low power, low phase noise CMOS VCO for IEEE 802.11a 吳紹懋; Ron-Yi Liu; Wei-Liang Chen
國立臺灣科技大學 2016 A 5.8-GHz radar sensor chip in 0.18-μm CMOS for non-contact vital sign detection Huang, J.-K;Tseng, C.-H.
臺大學術典藏 2002-06 A 5.8-GHz two-stage high-linearity low-voltage low noise amplifier in a 0.35-/spl mu/m CMOS technology Liu, Ren-Chieh; Lee, Chung-Rung; Wang, Huei; Wang, Chorng-Kuang; Liu, Ren-Chieh; Lee, Chung-Rung; Wang, Huei; Wang, Chorng-Kuang
國立臺灣大學 2002-06 A 5.8-GHz two-stage high-linearity low-voltage low noise amplifier in a 0.35-/spl mu/m CMOS technology Liu, Ren-Chieh; Lee, Chung-Rung; Wang, Huei; Wang, Chorng-Kuang
元智大學 2002-08 A 5.8Ghz CMOS RF Image-Rejection Receiver Front-end using 90-degree Delayed-Lock Loop 吳紹懋; Ron-Yi Liu; Sin-Yu Chen
元智大學 2003-10 A 5.8GHz delta-sigma fractional-N frequency synthesizer for IEEE 802.11a applications 吳紹懋; 劉榮宜; 陳威良
臺大學術典藏 2018-09-10T08:14:45Z A 5.8mW 3GPP-LTE compliant 8×8 MIMO sphere decoder chip with soft-outputs Yang, C.-H.;Yu, T.-H.;Markovi?, D.; Yang, C.-H.; Yu, T.-H.; Markovi?, D.; CHIA-HSIANG YANG
國立交通大學 2019-09-02T07:45:41Z A 50 Gb/s Adaptive ADFE with SNR Based Power Management for 2-PAM Systems Ng, Chee-Kit; Lin, Yu-Chun; Jou, Shyh-Tye
國立交通大學 2019-10-05T00:09:47Z A 50 Gb/s Adaptive Dual Data-Paths NS-EICL ADFE with 50 Parallelisms for 2-PAM Systems Ng, Chee-Kit; Chiu, Kang-Lun; Lin, Yu-Chun; Jou, Shyh-Jye
國立臺灣大學 2008 A 50 GHz Divide-by-4 Injection Lock Frequency Divider Using Matching Method Chuang, Mei-Chen; Kuo, Jhe-Jia; Wang, Chi-Hsueh; Wang, Huei
國立交通大學 2017-04-21T06:55:43Z A 50 nW-to-10 mW Output Power Tri-Mode Digital Buck Converter With Self-Tracking Zero Current Detection for Photovoltaic Energy Harvesting Chen, Po-Hung; Wu, Chung-Shiang; Lin, Kai-Chun
國立臺灣大學 2009 A 50 to 70 GHz power amplifier using 90 nm CMOS technology Kuo, Jing-Lin; Tsai, Zuo-Min; Lin, Kun-You; Wang, Huei
臺大學術典藏 2009 A 50 to 70 GHz power amplifier using 90 nm CMOS technology Kuo, J.-L.;Tsai, Z.-M.;Lin, K.-Y.;Wang, H.; Kuo, J.-L.; Tsai, Z.-M.; Lin, K.-Y.; Wang, H.; HUEI WANG; KUN-YOU LIN
國立臺灣大學 2007 A 50 to 94-GHz CMOS SPDT Switch Using Traveling-Wave Concept Chao, S.-F.; Wang, H.; Su, C.-Y.; Chern, J. G. J.
國立臺灣師範大學 2014-10-30T09:28:45Z A 50-70 GHz I/Q modulator with improved sideband suppression using HPF/LPF based quadrature power splitter Yi-Chien Tsai; Jing-Lin Kuo; Jeng-Han Tsai; Kun-You Lin; Huei Wang
臺大學術典藏 2018-09-10T08:41:39Z A 50-70 GHz I/Q modulator with improved sideband suppression using HPF/LPF based quadrature power splitter Tsai, Y.-C.;Kuo, J.-L.;Tsai, J.-H.;Lin, K.-Y.;Wang, H.; Tsai, Y.-C.; Kuo, J.-L.; Tsai, J.-H.; Lin, K.-Y.; Wang, H.; KUN-YOU LIN
國立臺灣大學 2009 A 50-Gb/s 10-mW analog equalizer using transformer feedback technique in 65-nm CMOS technology Lu, Jian-Hao; Liu, Shen-Iuan
元智大學 2018-09-03 A 50-Gb/s Quarter-Rate Voltage-Mode Transmitter with Three-Tap FFE in 40-nm CMOS Pen-Jui Peng; Yan-Ting Chen; Chao-Hsuan Chen; Sheng-Tsung Lai; Hsiang-En Huang; Ho-Hsuan Lu; Tsai-Chin Yu
國立臺灣大學 2008-05 A 50-GHz divide-by-4 injection lock frequency divider using matching method Chaung, Mei-Chen; Kuo, Jhe-Jia; Wang, Chi-Hseuh; Wang, Huei
臺大學術典藏 2018-09-10T08:15:02Z A 50-mW, 386 GHz/mm2 wideband amplifier in 0.13-μm CMOS technology Chen, H.-K.; Wang, T.; Lin, K.-T.; Chen, H.-C.; Lu, S.-S.; SHEY-SHI LU
國立臺灣科技大學 2010 A 50-mW, 386 GHz/mm2 wideband amplifier in 0.13-弮m CMOS technology Chen H.-K.; Wang T.; Lin K.-T.; Chen H.-C.; Lu S.-S.
元智大學 2008-06 A 50-to-62GHz wide-locking-range CMOS injection-locked frequency divider with transformer feedback 蔡政翰; Yu-Hang Wong; Wei-Heng Lin; Tian-Wei Huang

显示项目 91686-91710 / 2310678 (共92428页)
<< < 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 > >>
每页显示[10|25|50]项目