English  |  正體中文  |  简体中文  |  總筆數 :2830311  
造訪人次 :  32571800    線上人數 :  695
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 90301-90325 / 2314391 (共92576頁)
<< < 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立彰化師範大學 2009 "A 1-V Operated MEMS Variable Optical Attenuator Using Piezoelectric PZT Thin Film Actuators" C. Lee; F. Hsiao; T. Kobayashi; K. H. Koh; P. V. Ramana; W. Xiang; B. Yang; C. W. Tan ; D. Pinjala
國立交通大學 2014-12-08T15:25:52Z A 1-V 2.4-GHz cmos frequency synthesizer with current-match charge pump Wu, CY; Hsieh, CY; Chen, WM
國立交通大學 2019-04-02T06:00:43Z A 1-V 2.6-mW Environmental Compensated Fully Integrated Nose-on-a-Chip Chou, Ting-I; Chang, Kwuang-Han; Jhang, Jia-Yin; Chiu, Shih-Wen; Wang, Guoxing; Yang, Chia-Hsiang; Chiueh, Herming; Chen, Hsin; Hsieh, Chih-Cheng; Chang, Meng-Fan; Tang, Kea-Tiong
臺大學術典藏 2019-10-31T07:45:04Z A 1-V 2.6-mW Environmental Compensated Fully Integrated Nose-on-a-Chip CHIA-HSIANG YANG;K.-T. Tang;M.-F. Chang;C.-C. Hsieh;H. Chen;H. Chiueh;C.-H. Yang;G. Wang;S.-W. Chiu;J.-Y. Jhang;K.-H. Chang;T.-I Chou; T.-I Chou; K.-H. Chang; J.-Y. Jhang; S.-W. Chiu; G. Wang; C.-H. Yang; H. Chiueh; H. Chen; C.-C. Hsieh; M.-F. Chang; K.-T. Tang; CHIA-HSIANG YANG
國立暨南國際大學 2011 A 1-V 4-GHz wide tuning range voltage-controlled ring oscillator in 0.18 mu m CMOS 許孟烈?; Sheu, ML
國立暨南國際大學 2011 A 1-V 4-GHz wide tuning range voltage-controlled ring oscillator in 0.18 mu m CMOS Taso, LJ; Taso, LJ
國立暨南國際大學 2011 A 1-V 4-GHz wide tuning range voltage-controlled ring oscillator in 0.18 mu m CMOS 刁宥升?; Tiao, YS
國立交通大學 2014-12-08T15:13:00Z A 1-V 50-MHz pseudodifferential OTA with compensation of the mobility reduction Lo, Tien-Yu; Hung, Chung-Chih
國立臺灣大學 2008 A 1-V 900-MHz CMOS Cascaded Even-Harmonic Mixer Luo, Tang-Nian; Chen, Yen-Chia; Yu, Yueh-Hua; Chen, Yi-Jan Emery
臺大學術典藏 2018-09-10T06:56:16Z A 1-V 900-MHz CMOS cascaded even-harmonic mixer Luo, T.-N.; Chen, Y.-C.; Yu, Y.-H.; Chen, Y.-J.E.; YI-JAN EMERY CHEN
國立臺灣大學 2005-12 A 1-V CMOS VCO for 60-GHz applications Luo, Tang-Nian; Bai, Shuen-Yin; Chen, Y.J.E.; Chen, Hsin-Shu; Heo, Deukhyoun
臺大學術典藏 2005 A 1-V CMOS VCO for 60-GHz applications HSIN-SHU CHEN; YI-JAN EMERY CHEN; Heo, D.; Chen, H.-S.; Chen, Y.-J.E.; Luo, T.-N.; Bai, S.-Y.
國立交通大學 2017-04-21T06:48:51Z A 1-V G(m)-C Low-Pass Filter for UWB Wireless Application Lo, Tien-Yu; Hung, Chung-Chih
臺大學術典藏 2018-09-10T08:19:11Z A 1-V Low-Noise Readout Front-End for Biomedical Applications in 0.18-μm CMOS C.-J. Chou;B.-J. Kuo;T.-H. Lin; C.-J. Chou; B.-J. Kuo; T.-H. Lin; TSUNG-HSIEN LIN
國立交通大學 2014-12-08T15:21:20Z A 1-V operated polymer vertical transistor with high on/off current ratio Chao, Yu-Chiang; Tsai, Wu-Wei; Chen, Chun-Yu; Zan, Hsiao-Wen; Meng, Hsin-Fei; Jiang, Shu-Ling; Chiang, Chun-Ming; Ku, Ming-Che
國立交通大學 2014-12-08T15:10:14Z A 1-V RF-CMOS LNA design utilizing the technique of capacitive feedback matching network Shahroury, Fadi Riad; Wu, Chung-Yu
國立交通大學 2014-12-08T15:11:51Z A 1-V, 16.9 ppm/degrees C, 250 nA Switched-Capacitor CMOS Voltage Reference Hsieh, Chun-Yu; Huang, Hong-Wei; Chen, Ke-Horng
臺大學術典藏 2018-09-10T07:08:27Z A 1-V, 16.9 ppm/℃, 250 nA Switched-Capacitor CMOS Voltage Reference H. W. Huang; C. Y. Hsieh; K. H. Chen,; S. Y. Kuo; SY-YEN KUO
國立成功大學 2007-06 A 1-V, 6-mA, 3-6 GHz broadband 0.18 mu m CMOS low-noise amplifier for UWB receiver Chang, C. P.; Yen, C. C.; Chuang, Huey-Ru
國立交通大學 2014-12-08T15:13:37Z A 1-V, Low-Power CMOS LNA for Ultra-wideband Receivers Chang, Po Yang; Wu, Hui-I; Jou, Christina F.
國立成功大學 2023-03 A 1.0 fJ energy/bit single-ended 1 kb 6T SRAM implemented using 40 nm CMOS process Wang;Chua-Chin;Sangalang;Ralph, Gerard B.;Tseng;I-Ting;Chiu;Yi-Jen;Lin;Yu-Cheng;Jose;Oliver, Lexter July A.
國立中山大學 2000-02 A 1.0 GHz 0.6-µm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic C.C. Wang;C.J. Huang;K.C. Tsai
國立中山大學 1997-08 A 1.0 GHz 64-bit parallel comparator using two-phase clocking ANT dynamic logic C.C. Wang;K.C. Tsai
國立中山大學 2001-09 A 1.0 GHz clock generator design with a negative delay using a single-shot locking method C.C. Wang;Y.L. Tseng;R.S. Kao
臺大學術典藏 2018-09-10T09:16:57Z A 1.0TOPS/W 36-core neocortical computing processor with 2.3Tb/s Kautz NoC for universal visual recognition LIANG-GEE CHEN; Chen, L.-G.; Tsai, C.-Y.; Lee, Y.-J.; Chen, C.-T.

顯示項目 90301-90325 / 2314391 (共92576頁)
<< < 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 > >>
每頁顯示[10|25|50]項目