English  |  正體中文  |  简体中文  |  總筆數 :2837054  
造訪人次 :  38856962    線上人數 :  620
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 909901-909910 / 2332298 (共233230頁)
<< < 90986 90987 90988 90989 90990 90991 90992 90993 90994 90995 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
中華大學 2006 VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors 謝曜式; Shieh, Yaw-Shih
國立聯合大學 2007 VLSI Implementation of High-Performance CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphic Systems Tze-Yun Sung, Hsi-Chin Hsin
中華大學 2007 VLSI Implementation of High-Performance CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphic Systems 宋志雲; Sung, Tze-Yun
國立成功大學 2004-06 VLSI implementation of implantable wireless power and data transmission micro-stimulator for neuromuscular stimulation Lee, Shuenn-Yuh; Lev, Shyh-Chyang; Chen, Jia-Jin Jason
中華大學 2013 VLSI IMPLEMENTATION OF LOW-POWER AND HIGH-SFDR DIGITAL FREQUENCY SYNTHESIZER FOR UNDERWATER INSTRUMENTS AND NETWORK SYSTEMS 莊英慎; Juang, Ying-Shen
中華大學 2013 VLSI IMPLEMENTATION OF LOW-POWER AND HIGH-SFDR DIGITAL FREQUENCY SYNTHESIZER FOR UNDERWATER INSTRUMENTS AND NETWORK SYSTEMS 宋志雲; Sung, Tze-Yun
國立高雄第一科技大學 2006.04 VLSI implementation of low-power high-quality color interpolation processor for CCD camera Hsia, Shih-Chang;Chen, Ming-Huei;Tsai, Po-Shien
中華大學 2006 VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors 謝曜式; Shieh, Yaw-Shih

顯示項目 909901-909910 / 2332298 (共233230頁)
<< < 90986 90987 90988 90989 90990 90991 90992 90993 90994 90995 > >>
每頁顯示[10|25|50]項目