|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
51946506
線上人數 :
936
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
顯示項目 916726-916735 / 2348419 (共234842頁)
<< < 91668 91669 91670 91671 91672 91673 91674 91675 91676 91677 > >>
每頁顯示[10|25|50]項目
| 中華大學 |
2005 |
VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse
|
謝曜式; Shieh, Yaw-Shih |
| 中華大學 |
2006 |
VLSI Implementation of A High-Efficient and Cost-Effective LCD Signal Processor
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2006 |
VLSI Implementation of a High-Efficient and Cost-Effective LCD Singal Processor,
|
謝曜式; Shieh, Yaw-Shih |
| 中華大學 |
2006 |
VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2006 |
VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor
|
謝曜式; Shieh, Yaw-Shih |
| 國立中山大學 |
1997-06 |
VLSI Implementation of a High-Throughput CORDIC Processor for Both Angle Calculation and Vector Rotation
|
Shen-Fu Hsiao; Jen-Yin Chen |
| 國立交通大學 |
2014-12-08T15:35:45Z |
VLSI Implementation of a Low Complexity 4x4 MIMO Sphere Decoder with Table Enumeration
|
Yang, Kai-Jiun; Tsai, Shang-Ho; Chang, Ruei-Ching; Chen, Yan-Cheng; Chuang, Gene C. -H. |
| 中華大學 |
2005 |
VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFF Processor for Wireless LAN
|
林國珍; Lin, Kuo-Jen |
| 中華大學 |
2005 |
VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN
|
宋志雲; Sung, Tze-Yun |
顯示項目 916726-916735 / 2348419 (共234842頁)
<< < 91668 91669 91670 91671 91672 91673 91674 91675 91676 91677 > >>
每頁顯示[10|25|50]項目
|
