English  |  正體中文  |  简体中文  |  總筆數 :2853524  
造訪人次 :  45223317    線上人數 :  891
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

跳至: [ 中文 ] [ 數字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
請輸入前幾個字:   

顯示項目 91031-91080 / 2346275 (共46926頁)
<< < 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立交通大學 2014-12-08T15:35:18Z A 10Bit, 10MS/s, Low Power Cyclic ADC Chen, Chien-Hung; Chen, Wei-Zen
淡江大學 2005 A 10bits low power digital-to-analog converter 蔡仁杰; Tsai, Jen-chieh
國立交通大學 2019-04-03T06:47:15Z A 10G QoS-enabled optical packet-switching system: Technology and experimentation Lee, Steven S. W.; Yuang, Maria C.; Tien, Po-Lung; Lin, Yu-Min; Shih, Julin; Chen, Jason J.
國立交通大學 2015-07-21T08:31:16Z A 10Gb/s 44.2 dB Adaptive Equalizer with Duobinary Tracking Loop in 0.18 mu m CMOS Chang, Po-Hsuan; Li, An-Siou; Tsai, Chia-Ming
臺大學術典藏 2018-09-10T07:41:57Z A 10Gb/s inductorless CMOS analog equalizer with interleaved active feedback topology Jian-Hao Lu;Ke-Hou Chen;Shen-Iuan Liu; Jian-Hao Lu; Ke-Hou Chen; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:42:01Z A 10Gb/s inductorless quarter-rate clock and data recovery circuit in 0.13um CMOS Hong-Lin Chu, Chang-Lin Hsieh;Shen-Iuan Liu; Hong-Lin Chu, Chang-Lin Hsieh; Shen-Iuan Liu; SHEN-IUAN LIU
國立交通大學 2015-07-21T08:31:06Z A 10Gbps, 1.24pJ/bit, Burst-Mode Clock and Data Recovery with Jitter Suppression Su, Ming-Chiuan; Chen, Wei-Zen; Wu, Pei-Si; Chen, Yu-Hsian; Lee, Chao-Cheng; Jou, Shyh-Jye
臺大學術典藏 2021-03-04T05:57:07Z A 10MHz GaN Based Buck Converter with Dynamic Pull-up Resistor Gate Driver Li, S.T.; Ying Wang, P.; Chen, C.J.; Hsu, C.-C.; CHING-JAN CHEN
臺大學術典藏 2020-06-11T06:48:43Z A 10Mhz gan driver with gate ringing suppression and active bootstrap control Li, S.T.;Wang, P.Y.;Chen, C.J.;Hsu, C.-C.; Li, S.T.; Wang, P.Y.; Chen, C.J.; Hsu, C.-C.; CHING-JAN CHEN
國立臺灣大學 2008 A 10–35 GHz Low Power Bulk-Driven Mixer Using 0.13μm CMOS Process Kuo, Chun-Lin; Huang, Bo-Jr; Kuo, Che-Chung; Lin, Kun-You; Wang, Huei
國立交通大學 2014-12-08T15:39:32Z A 11-mW Quadrature Frequency Tripler with Fundamental Cancellation Tsai, Chien-Chung; Chang, Derric; Chen, Huan-Sheng; Kuo, Chien-Nan
國立交通大學 2014-12-08T15:41:19Z A 11.5-Gbps LDPC Decoder Based on CP-PEG Code Construction Chen, Chih-Lung; Lin, Kao-Shou; Chang, Hsie-Chia; Fang, Wai-Chi; Lee, Chen-Yi
國立交通大學 2014-12-08T15:36:36Z A 110 GHz passive mode-locked fiber laser based on a nonlinear silicon-micro-ring-resonator Yang, Ling-Gang; Jyu, Siao-Shan; Chow, Chi-Wai; Yeh, Chien-Hung; Wong, Chi-Yan; Tsang, Hon-Ki; Lai, Yinchieh
國立交通大學 2019-04-02T06:00:52Z A 110 GHz passive mode-locked fiber laser based on a nonlinear silicon-micro-ring-resonator Yang, Ling-Gang; Jyu, Siao-Shan; Chow, Chi-Wai; Yeh, Chien-Hung; Wong, Chi-Yan; Tsang, Hon-Ki; Lai, Yinchieh
臺大學術典藏 2003-06 A 110 MHz 84 dB CMOS programmable gain amplifier with RSSI Wu, Chun-Pang; Tsao, Hen-Wai; Wu, Chun-Pang; Tsao, Hen-Wai
國立臺灣大學 2003-06 A 110 MHz 84 dB CMOS programmable gain amplifier with RSSI Wu, Chun-Pang; Tsao, Hen-Wai
臺大學術典藏 2005 A 110 MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Wu, Chun-Pang; Tsao, Hen-Wai; Wu, Chun-Pang; Tsao, Hen-Wai
國立臺灣大學 2005 A 110 MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Wu, Chun-Pang; Tsao, Hen-Wai
臺大學術典藏 2013 A 110-180 GHz broadband amplifier in 65-nm CMOS process Chen, P.-H.;Kao, J.-C.;Yu, T.-L.;Hsu, Y.-W.;Teng, Y.-M.;Huang, G.-W.;Wang, H.; Chen, P.-H.; Kao, J.-C.; Yu, T.-L.; Hsu, Y.-W.; Teng, Y.-M.; Huang, G.-W.; Wang, H.; TIAN-LI YU
臺大學術典藏 2020-06-04T07:54:10Z A 110-180 GHz broadband amplifier in 65-nm CMOS process Chen, P.-H.;Kao, J.-C.;Yu, T.-L.;Hsu, Y.-W.;Teng, Y.-M.;Huang, G.-W.;Wang, H.; Chen, P.-H.; Kao, J.-C.; Yu, T.-L.; Hsu, Y.-W.; Teng, Y.-M.; Huang, G.-W.; Wang, H.; HUEI WANG
臺大學術典藏 2018-09-10T04:28:40Z A 110MHz 84dB CMOS programmable gain amplifier with RSSI Wu, C.-P.; Tsao, H.-W.; HEN-WAI TSAO
國立臺灣大學 2005-02 A 114GHz VCO in 0.13 /spl mu/m CMOS technology Huang, Ping-Chen; Tsai, Ming-Da; Wang, Huei; Chen, Chun-Hung; Chang, Chih-Sheng
國立臺灣科技大學 2012 A 11el approach for measuring the maximum process-loss information in multiple production line conditions Wu, Chien-Wei;Shu, Ming-Hung
國立臺灣科技大學 2012 A 11el core-shell nanocomposite electrolyte for low temperature fuel cells Wu, Junsheng;Zhu, Bin;Mi, Youquan;Shih, Shao-Ju;Wei, Jun;Huang, Yizhong
國立臺灣科技大學 2012 A 11el Method for Technology Forecasting and Developing R&D Strategy of Building Integrated Photovoltaic Technology Industry Chiu, Yu-Jing;Ying, Tao-Ming
國立臺灣科技大學 2012 A 11el time-depended evolutionary fuzzy SVM inference model for estimating construction project at completion Cheng, Min-Yuan;Hoang, Nhat-Duc;Roy, Andreas F.V.;Wu, Yu-Wei
臺大學術典藏 2020-06-11T06:45:52Z A 12 Gb/s chip-to-chip AC coupled transceiver Wang, Y.-S.;Hsieh, M.-H.;Wu, Y.-C.;Liu, C.-M.;Chiu, H.-C.;Lin, B.-F.;Chen, C.C.-P.; Wang, Y.-S.; Hsieh, M.-H.; Wu, Y.-C.; Liu, C.-M.; Chiu, H.-C.; Lin, B.-F.; Chen, C.C.-P.; CHUNG-PING CHEN
臺大學術典藏 2018-09-10T07:42:54Z A 12 GHz quadrature VCO with super-harmonic coupling Y.-T. Lo;J.-F. Kiang; Y.-T. Lo; J.-F. Kiang; JEAN-FU KIANG
亞洲大學 2009-01 A 12 Mb deletion of 6p24.1 -> pter in an 18-gestational-week fetus with orofacial clefting, the Dandy-Walker malformation and bilateral multicystic kidneys Chen, CP (Chen, Chih-Ping); Tzen, CY (Tzen, Chin-Yuan); Chern, SR (Chern, Schu-Rern); Tsai, FJ (Tsai, Fuu-Jen); Hsu, CY (Hsu, Chin-Yuan); Lee, CC (Lee, Chen-Chi); Lee, MS (Lee, Meng-Shan); Pan, CW (Pan, Chen-Wen); Wang, W (Wang, Wayseen)
亞洲大學 2009-01 A 12 Mb deletion of 6p24.1 -> pter in an 18-gestational-week fetus with orofacial clefting, the Dandy-Walker malformation and bilateral multicystic kidneys 陳持平;Chen, Chih-Ping;Tzen, Chin-Yuan;Chern, Schu-Rern;Tsai, Fuu-Jen;Hsu, Chin-Yuan;Lee, Chen-Chi;Lee, Meng-Shan;Pan, Chen-Wen;Wang, Wayseen
中國醫藥大學 2009-01 A 12 Mb deletion of 6p24.1->pter in an 18-gestational-week fetus with orofacial clefting, the Dandy-Walker malformation and bilateral multicystic kidneys. 陳持平(Chih-Ping Chen)*; (Chin-Yuan Tzen); (Schu-Rern Chern); 蔡輔仁(Fuu-Jen Tsai); (Chin-Yuan Hsu); (Chen-Chi Lee); (Meng-Shan Lee); (Chen-Wen Pan); (Wayseen Wang)
國立成功大學 2006-01 A 12-36 GHz PHEMT MMIC balanced frequency tripler Chiu, Jui-Chieh; Chang, Chieh-Pin; Houng, Mau-Phon; Wang, Yeong-Her
國立臺灣大學 1999 A 12-Amino Acid Stretch in the Hypervariable Region of the Spike Protein S1 Subunit Is Critical for Cell Fusion Activity of Mouse Hepatitis Virus 蔡倉吾; 張鑫; 張明富; TSAI, CHANG-WU; CHANG, SHIN-C.; CHANG, MING-FU
臺大學術典藏 2019-08-30T02:32:34Z A 12-amino acid stretch in the hypervariable region of the spike protein S1 subunit is critical for cell fusion activity of mouse hepatitis virus Tsai C.-W.;Chang, S.C.;Ming-Fu Chang; Tsai C.-W.; Chang, S.C.; MING-FU CHANG
臺大學術典藏 2019-11-11T08:48:46Z A 12-amino acid stretch in the hypervariable region of the spike protein S1 subunit is critical for cell fusion activity of mouse hepatitis virus Tsai C.-W.;Chang S.C.;Ming-Fu Chang; Tsai C.-W.; Chang S.C.; MING-FU CHANG
國立交通大學 2014-12-08T15:21:00Z A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With > 70 dB SFDR up to 500 MHz Tseng, Wei-Hsin; Fan, Chi-Wei; Wu, Jieh-Tsorng
國立臺灣科技大學 2018 A 12-bit 10-MS/s SAR ADC with a binary-window DAC switching scheme in 180-nm CMOS Chung Y.-H.; Yen C.-W.; Tsai P.-K.
國立臺灣科技大學 2019 A 12-Bit 100-MS/s Subrange SAR ADC with a Foreground Offset Tracking Calibration Scheme Chung, Y.-H.;Hsu, Y.-M.
國立臺灣科技大學 2018 A 12-bit 160-MS/s ping-pong subranged-SAR ADC in 65nm CMOS Chung, Y.-H.;Hsu, Y.-M.;Yen, C.-W.;Rih, W.-S.
國立臺灣科技大學 2019 A 12-bit 20-MS/s SAR ADC with Fast-Binary-Window DAC Switching in 180nm CMOS Chung, Y.-H.;Lin, Y.-S.;Zeng, Q.-F.
臺大學術典藏 2020-06-11T06:48:28Z A 12-bit 200kS/s subranging SAR ADC with an energy-curve reshape technique Hu, Y.-S.;Lin, K.-Y.;Chen, H.-S.; Hu, Y.-S.; Lin, K.-Y.; Chen, H.-S.; HSIN-SHU CHEN
臺大學術典藏 2018-09-10T15:00:41Z A 12-bit 210-MS/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique C-Y Lin;T-C Lee; C-Y Lin; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2020-06-11T06:34:56Z A 12-bit 3.4 MS/s two-step cyclic time-domain ADC in 0.18-μm CMOS Chen, L.-J.;Liu, S.-I.; Chen, L.-J.; Liu, S.-I.; SHEN-IUAN LIU
國立成功大學 2014-03 A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s With DEMDRZ Technique Lin, Wei-Te; Huang, Hung-Yi; Kuo, Tai-Haur
國立成功大學 2017 A 12-bit 40-MS/s calibration-free SAR ADC Hsu, C.-W.;Chang, L.-J.;Huang, C.-P.;Chang, S.-J.
國立臺灣科技大學 2018 A 12-bit 40-MS/s SAR ADC with a Fast-Binary-Window DAC Switching Scheme Chung Y.-H.; Yen C.-W.; Tsai P.-K.; Chen B.-W.
淡江大學 20140517 A 12-bit 600MS/s CT ΣΔ ADC for Ultrasound System Applications Yang, Wei-Bin
國立臺灣科技大學 2012 A 12-bit 8.47-fJ/conversion-step 1-MS/s SAR ADC using capacitor-swapping technique Wu, M.-H.;Chung, Y.-H.;Li, H.-S.
國立臺灣科技大學 2015 A 12-bit 8.47-fJ/Conversion-step capacitor-swapping SAR ADC in 110-nm CMOS Chung, Y.-H.;Wu, M.-H.;Li, H.-S.
國立交通大學 2017-04-21T06:49:38Z A 12-bit Multi-Channel Non-Calibrating Dual-Mode Successive Approximation ADC for Power Management Bus (PMBus) Devices Chiang, Cheng-Ta; Huang, Yu-Chung

顯示項目 91031-91080 / 2346275 (共46926頁)
<< < 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 > >>
每頁顯示[10|25|50]項目