|
English
|
正體中文
|
简体中文
|
2853524
|
|
???header.visitor??? :
45220028
???header.onlineuser??? :
1018
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.title???
|
Showing items 91961-91970 of 2346275 (234628 Page(s) Totally)
<< < 9192 9193 9194 9195 9196 9197 9198 9199 9200 9201 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:30:06Z |
A 40 Gbps Optical Receiver Analog Front-End in 65 nm CMOS
|
Chou, Shun-Tien; Huang, Shih-Hao; Hong, Zheng-Hao; Chen, Wei-Zen |
| 國立交通大學 |
2014-12-08T15:08:35Z |
A 40 mW 3 Gb/s Self-Compensated Differential Transimpedance Amplifier With Enlarged Input Capacitance Tolerance in 0.18 mu m CMOS Technology
|
Tsai, Chia-Ming |
| 國立交通大學 |
2014-12-08T15:36:13Z |
A 40 nm 0.32 V 3.5 MHz 11T Single-Ended Bit-Interleaving Subthreshold SRAM with Data-Aware Write-Assist
|
Chiu, Yi-Wei; Hu, Yu-Hao; Tu, Ming-Hsien; Zhao, Jun-Kai; Jou, Shyh-Jye; Chuang, Ching-Te |
| 國立交通大學 |
2015-07-21T11:20:58Z |
A 40 nm 512 kb Cross-Point 8 T Pipeline SRAM With Binary Word-Line Boosting Control, Ripple Bit-Line and Adaptive Data-Aware Write-Assist
|
Lien, Nan-Chun; Chu, Li-Wei; Chen, Chien-Hen; Yang, Hao-I.; Tu, Ming-Hsien; Kan, Paul-Sen; Hu, Yong-Jyun; Chuang, Ching-Te; Jou, Shyh-Jye; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:32:53Z |
A 40 nm 535 Mbps Multiple Code-Rate Turbo Decoder Chip Using Reciprocal Dual Trellis
|
Lin, Chen-Yang; Wong, Cheng-Chi; Chang, Hsie-Chia |
| 國立交通大學 |
2017-04-21T06:48:17Z |
A 40 nm 535 Mbps Multiple Code-Rate Turbo Decoder Chip Using Reciprocal Dual Trellis
|
Lin, Chen-Yang; Wong, Cheng-Chi; Chang, Hsie-Chia |
| 國立成功大學 |
2007-02 |
A 40 to 9001 MHz CMOS broadband differential LNA for a DTV RF tuner
|
Chuang, Huey-Ru; Chuang, Huey-Ru; Chu, Y. K.; Lu, C. L. |
| 國立成功大學 |
2015-05 |
A 40-110 GHz High-Isolation CMOS Traveling-Wave T/R Switch by Using Parallel Inductor
|
Lai, Wen-Chian; Chuang, Huey-Ru |
| 國立臺灣大學 |
2007 |
A 40-550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm
|
Yang, Rong-Jyi; Liu, Shen-Iuan |
| 臺大學術典藏 |
2018-09-10T07:08:34Z |
A 40-Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery
|
Chih-Fan Liao;Shen-Iuan Liu; Chih-Fan Liao; Shen-Iuan Liu; SHEN-IUAN LIU |
Showing items 91961-91970 of 2346275 (234628 Page(s) Totally)
<< < 9192 9193 9194 9195 9196 9197 9198 9199 9200 9201 > >>
View [10|25|50] records per page
|
