臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

or enter the first few letters:

Showing items 90766-90775 of 2346788 (234679 Page(s) Totally)
<< < 9072 9073 9074 9075 9076 9077 9078 9079 9080 9081 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立交通大學	2014-12-08T15:11:51Z	A 1-V, 16.9 ppm/degrees C, 250 nA Switched-Capacitor CMOS Voltage Reference	Hsieh, Chun-Yu; Huang, Hong-Wei; Chen, Ke-Horng
臺大學術典藏	2018-09-10T07:08:27Z	A 1-V, 16.9 ppm/℃, 250 nA Switched-Capacitor CMOS Voltage Reference	H. W. Huang; C. Y. Hsieh; K. H. Chen,; S. Y. Kuo; SY-YEN KUO
國立成功大學	2007-06	A 1-V, 6-mA, 3-6 GHz broadband 0.18 mu m CMOS low-noise amplifier for UWB receiver	Chang, C. P.; Yen, C. C.; Chuang, Huey-Ru
國立交通大學	2014-12-08T15:13:37Z	A 1-V, Low-Power CMOS LNA for Ultra-wideband Receivers	Chang, Po Yang; Wu, Hui-I; Jou, Christina F.
國立成功大學	2023-03	A 1.0 fJ energy/bit single-ended 1 kb 6T SRAM implemented using 40 nm CMOS process	Wang;Chua-Chin;Sangalang;Ralph, Gerard B.;Tseng;I-Ting;Chiu;Yi-Jen;Lin;Yu-Cheng;Jose;Oliver, Lexter July A.
國立中山大學	2000-02	A 1.0 GHz 0.6-µm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic	C.C. Wang;C.J. Huang;K.C. Tsai
國立中山大學	1997-08	A 1.0 GHz 64-bit parallel comparator using two-phase clocking ANT dynamic logic	C.C. Wang;K.C. Tsai
國立中山大學	2001-09	A 1.0 GHz clock generator design with a negative delay using a single-shot locking method	C.C. Wang;Y.L. Tseng;R.S. Kao
臺大學術典藏	2018-09-10T09:16:57Z	A 1.0TOPS/W 36-core neocortical computing processor with 2.3Tb/s Kautz NoC for universal visual recognition	LIANG-GEE CHEN; Chen, L.-G.; Tsai, C.-Y.; Lee, Y.-J.; Chen, C.-T.
國立成功大學	2023	A 1.0�fJ energy/bit single-ended 1 kb 6T SRAM implemented using 40 nm CMOS process	Wang, C.-C.;Sangalang, R.G.B.;Tseng, I.-T.;Chiu, Y.-J.;Lin, Y.-C.;Jose, O.L.J.A.

Showing items 90766-90775 of 2346788 (234679 Page(s) Totally)
<< < 9072 9073 9074 9075 9076 9077 9078 9079 9080 9081 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :2854180
	Visitors : 45461986 Online Users : 925 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library