English  |  正體中文  |  简体中文  |  Total items :2853504  
Visitors :  45193241    Online Users :  612
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 91781-91805 of 2346260  (93851 Page(s) Totally)
<< < 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2021-11-25T04:06:57Z A 32×32 temperature and tactile sensing array using PI-copper films Y.-J. Yang; M.-Y. Cheng; S.-C. Shih; X.-H. Huang; C.-M. Tsao; F.-Y. Chang; K.-C. Fan; YAO-JOE YANG
臺大學術典藏 2020-01-13T08:25:06Z A 32กั32 temperature and tactile sensing array using PI-copper films Cheng, M.-Y.; Shih, S.-C.; Huang, X.-H.; Tsao, C.-M.; Chang, F.-Y.; Fan, K.-C.; YAO-JOE YANG; Yang, Y.-J.
國立臺灣科技大學 2011 A 33% TUNING RANGE VOLTAGE CONTROLLED OSCILLATOR ROBUST TO ENVIRONMENTAL VARIATION Jang, S.L.;Chen, Y.S.;Liu, C.C.;Juang, M.H.
國立交通大學 2014-12-08T15:26:36Z A 33-mW 12-bit 100-MHz sample-and-hold amplifier Hsu, CC; Wu, JT
臺大學術典藏 2020-06-11T06:34:50Z A 33.6-to-33.8 Gb/s burst-mode CDR in 90 nm CMOS technology Cho, L.-C.;Lee, C.;Hung, C.-C.;Liu, S.-I.; Cho, L.-C.; Lee, C.; Hung, C.-C.; Liu, S.-I.; SHEN-IUAN LIU
國立臺灣大學 2009 A 33.6-to-33.8Gb/s burst-mode CDR in 90nm CMOS technology Cho, Lan-Chou; Lee, Chihun; Hung, Chao-Ching; Liu, Shen-Iuan
臺大學術典藏 2018-09-10T07:41:57Z A 33.6-to-33.8Gb/s burst-mode CDR in 90nm CMOS technology Lan-Chou Cho;Chihun Lee;Chao-Ching Hung;Shen-Iuan Liu; Lan-Chou Cho; Chihun Lee; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2020-06-11T06:26:21Z A 330-μW 400-MHz BPSK Transmitter in 0.18-μm CMOS for Biomedical Applications Tsai, Y.-L.;Lin, C.-Y.;Wang, B.-C.;Lin, T.-H.; Tsai, Y.-L.; Lin, C.-Y.; Wang, B.-C.; Lin, T.-H.; TSUNG-HSIEN LIN
國立交通大學 2018-08-21T05:57:07Z A 34-42GHz Single-Side-Band Transmitter with Switchable VCO/PLL in 90nm-CMOS Process Huang, Ching-Ying; Wu, Kun-Long; Hu, Robert; Chang, Chi-Yang
臺大學術典藏 2021-09-02T00:04:59Z A 34.3?dB SNDR, 2.3GS/s, Sub-radix pipeline ADC using incomplete settling technique with background radix detector Chen H.-S;Tseng C.-J;Chen C.-M;Chen H.-W.; Chen H.-S; Tseng C.-J; Chen C.-M; Chen H.-W.; HSIN-SHU CHEN
臺大學術典藏 2018-09-10T09:25:30Z A 34.8%-PAE CMOS Transmitter Frontend for 24-GHz FMCW Radar Applications H.-S. Chen;L.-H. Lu; H.-S. Chen; L.-H. Lu; LIANG-HUNG LU
臺大學術典藏 2020-06-11T06:16:51Z A 34.8%-PAE CMOS transmitter frontend for 24-GHz FMCW radar applications Chen, H.-S.;Lu, L.-H.; Chen, H.-S.; Lu, L.-H.; LIANG-HUNG LU
國立交通大學 2015-07-21T11:20:29Z A 340 GHz Triple-Push Oscillator With Differential Output in 40 nm CMOS Li, Chun-Hsing; Ko, Chun-Lin; Kuo, Chien-Nan; Kuo, Ming-Ching; Chang, Da-Chiang
臺大學術典藏 2020-08-05T02:45:26Z A 340 GHz triple-push oscillator with differential output in 40 nm CMOS Chun-Hsing Li;Chun-Lin Ko;Chien-Nan Kuo;Ming-Ching Kuo;and Da-Chiang Chang;CHUN-HSING LI; Chun-Hsing Li; Chun-Lin Ko; Chien-Nan Kuo; Ming-Ching Kuo; and Da-Chiang Chang; CHUN-HSING LI; CHUN-HSING LI
臺大學術典藏 2020-08-05T02:45:28Z A 340-GHz 2×2 CMOS THz imaging array sensor with high-resistivity silicon superstrate Chun-Hsing Li; Te-Yen Chiu; CHUN-HSING LI; CHUN-HSING LI
臺大學術典藏 2020-08-05T02:45:25Z A 340-GHz Heterodyne Receiver Front End in 40-nm CMOS for THz Biomedical Imaging Applications CHUN-HSING LI; CHUN-HSING LI; and Da-Chiang Chang; Ming-Ching Kuo; Chun-Lin Ko; Chun-Hsing Li
臺大學術典藏 2020-08-05T02:45:29Z A 340-GHz high-gain flip-chip packaged dielectric resonator antenna for THz imaging applications Te-Yen Chiu; Chun Wang; Wan-Ting Hsieh; Hsien-Jia Lin; Ta-Yeh Lin; Roger Liu; Da-Chiang Chang; and Chun-Hsing Li; CHUN-HSING LI; CHUN-HSING LI
臺大學術典藏 2020-08-05T02:45:29Z A 340-GHz high-gain silicon dielectric resonator antenna for THz imaging applications Te-Yen Chiu;Chun-Hsing Li;CHUN-HSING LI; Te-Yen Chiu; Chun-Hsing Li; CHUN-HSING LI; CHUN-HSING LI
臺大學術典藏 2021-09-02T00:05:06Z A 35-39 GHz CMOS Linearized Receiver with 2 dBm IIP3 and 16.8 dBm OIP3 for the 5G Systems Chen C.-N;Chen Y;Kuo T.-Y;Wang H.; Chen C.-N; Chen Y; Kuo T.-Y; Wang H.; HUEI WANG
元智大學 2009-04 A 35-45-GHz CMOS Amplifier with Defected Ground Structure Matching Networks 蔡政翰; Chih-Cheng Wang
元智大學 2009-04 A 35-45-GHz CMOS Amplifier with Defected Ground Structure Matching Networks 蔡政翰; Chih-Cheng Wang
國立臺灣師範大學 2014-10-30T09:28:46Z A 35-45-GHz CMOS Amplifier with Defected Ground Structure Matching Networks Jeng-Han Tsai; Chieh-Cheng Wang
臺大學術典藏 2007 A 35-50 GHz IQ-demodulator in 0.13-μm CMOS technology Wu, P.-S.; Lin, K.-Y.; Wang, H.; KUN-YOU LIN; Chang, H.-Y.; Lin, C.-S.
東海大學 2013-09-04 A 35-GHz frequency synthesizer using frequency doubling and phase rotating technology Yang, C.-Y.; Chang, C.-H.; Weng, J.-H.
臺大學術典藏 2018-09-10T08:18:17Z A 35.56GHz all-digital phase-locked loop with high resolution varactors Chao-Ching Hung;Shen-Iuan Liu; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU

Showing items 91781-91805 of 2346260  (93851 Page(s) Totally)
<< < 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 > >>
View [10|25|50] records per page