English  |  正體中文  |  简体中文  |  总笔数 :2837494  
造访人次 :  39409066    在线人数 :  1116
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 909926-909950 / 2332528 (共93302页)
<< < 36393 36394 36395 36396 36397 36398 36399 36400 36401 36402 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣大學 2001-07-31 VLSI Architecture Design and Implementation of IF and Baseband Analog Front End for Digital Multimedia Wireless Receiver (II) 汪重光
亞洲大學 2002-05-16 VLSI ARCHITECTURE DESIGN FOR TWOFISH BLOCK CIPHER Li-Chung Chang ;Yeong-Kang Lai; Liang-Gee Chen;Jian-Yi La;Tai-Ming Parng
中國文化大學 1997-06 VLSI Architecture Design of a High Performance Clustering Analyzer 賴茂富
元智大學 Dec-15 VLSI Architecture Design of FM0/Manchester Codec with 100% Hardware Utilization Rate for DSRC-Based Sensor Nodes in ITS Applications Yu-Hsuan Lee; Cheng-Wei Pan; Fang-Hsu Tsai
國立臺灣大學 2008 VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC Chen, Yi-Hau; Chen, Tung-Chien; Chien, Shao-Yi; Huang, Yu-Wen; Chen, Liang-Gee
臺大學術典藏 2018-09-10T14:57:57Z VLSI architecture design of guided filter for 30 frames/s full-HD Video Kao, C.-C.;Lai, J.-H.;Chien, S.-Y.; Kao, C.-C.; Lai, J.-H.; Chien, S.-Y.; SHAO-YI CHIEN
臺大學術典藏 2020-06-16T06:38:08Z VLSI architecture design of layer-based bilateral and median filtering for 4k2k videos at 30fps Tai, M.-Y.;Tu, W.-C.;Chien, S.-Y.; Tai, M.-Y.; Tu, W.-C.; Chien, S.-Y.; SHAO-YI CHIEN
義守大學 2003-10 VLSI architecture design of modified Euclidean algorithm for Reed-Solomon code Y.W. Chang;J.H. Jeng;T.K. Truong
國立交通大學 2014-12-08T15:25:57Z VLSI architecture design of motion estimator and in-loop filter for MPEG-4 AVC/H.264 encoders Wang, YY; Peng, YT; Tsai, CJ
臺大學術典藏 2018-09-10T04:07:51Z VLSI architecture design of MPEG-4 shape coding Chang, H.-C.; Chang, Y.-C.; Wang, Y.-C.; Chao, W.-M.; Chen, L.-G.; LIANG-GEE CHEN
國立臺灣大學 2002 VLSI architecture design of MPEG-4 shape coding Chang, Hao-Chieh; Chang, Yung-Chi; Wang, Yi-Chu; Chao, Wei-Ming; Chen, Liang-Gee
臺大學術典藏 2018-09-10T07:26:43Z VLSI architecture design of VLC encoder for high data rate video/image coding Chang, Hao-Chieh; Chen, Liang-Gee; Chang, Yung-Chi; Huang, Sheng-Chieh; LIANG-GEE CHEN
臺大學術典藏 2003-08 VLSI architecture for discrete wavelet transform based on B-spline factorization Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee; Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
國立臺灣大學 2003-08 VLSI architecture for discrete wavelet transform based on B-spline factorization Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:27:42Z VLSI architecture for discrete wavelet transform based on B-spline factorization Huang, C.-T.; Tseng, P.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T05:15:44Z VLSI architecture for fifting-based shape-adaptive discrete wavelet transform with odd-symmetric filters Huang, C.-T.; Tseng, P.-C.; Chen, L.-G.; LIANG-GEE CHEN
國立臺灣大學 2005 VLSI Architecture for Forward Discrete Wavelet Transform Based on B-spline Factorization Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
臺大學術典藏 2018-09-10T05:15:44Z VLSI architecture for forward discrete wavelet transform based on B-spline factorization Huang, C.-T.; Tseng, P.-C.; Chen, L.-G.; LIANG-GEE CHEN
國立臺灣大學 2005 VLSI Architecture for Lifting-based Shape-Adaptive Discrete Wavelet Transform with Odd-symmetric Filters Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
國立成功大學 2018 VLSI Architecture for Novel Hopping Discrete Fourier Transform Computation Juang, W.-H.;Lai, S.-C.;Luo, C.-H.;Lee, S.-Y.
臺大學術典藏 2018-09-10T05:15:50Z VLSI architecture for radix-2k Viterbi decoding with transpose algorithm Lee, Wen-Ta;Chen, Thou-Ho;Chen, Liang-Gee; Lee, Wen-Ta; Chen, Thou-Ho; Chen, Liang-Gee; LIANG-GEE CHEN
國立交通大學 2014-12-08T15:27:25Z VLSI Architecture for Real-Time HD1080p View Synthesis Engine Horng, Ying-Rung; Tseng, Yu-Cheng; Chang, Tian-Sheuan
國立交通大學 2014-12-08T15:05:45Z VLSI architecture for the low-computation cycle and power-efficient recursive DFT/IDFT design Van, Lan-Da; Lin, Chin-Teng; Yu, Yuan-Chu
義守大學 2009-07 VLSI Architecture of Euclideanized BM Algorithm for Reed-Solomon Code Huang-Chi Chen;Yu-Wen Chang;Rey-Chue Hwang
國立交通大學 2017-04-21T06:49:35Z VLSI Architecture of Leading Eigenvector Generation for On-chip Principal Component Analysis Spike Sorting System Chen, Tung-Chien; Liu, Wentai; Chen, Liang-Gee

显示项目 909926-909950 / 2332528 (共93302页)
<< < 36393 36394 36395 36396 36397 36398 36399 36400 36401 36402 > >>
每页显示[10|25|50]项目