English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  51981478    在线人数 :  898
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 92011-92020 / 2348419 (共234842页)
<< < 9197 9198 9199 9200 9201 9202 9203 9204 9205 9206 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2018-09-10T07:43:10Z A 400-MHz/900-MHz/2.4-GHz Multi-band FSK Transmitter in 0.18-μm CMOS K.-C. Liao;P.-S. Huang;W.-H. Chiu;T.-H. Lin; K.-C. Liao; P.-S. Huang; W.-H. Chiu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T09:42:58Z A 401GFlops/W 16-cores signal reconstruction platform with a 4G entries/s matrix generation engine for compressed sensing and sparse representation Tsai, Y.-M.;Yang, T.-J.;Chen, L.-G.; Tsai, Y.-M.; Yang, T.-J.; Chen, L.-G.; LIANG-GEE CHEN
國立交通大學 2019-04-02T06:04:27Z A 40Gb/s All-Digital Adaptive Noise-Suppression Feed-Forward Filter and Adaptive Decision Feedback Equalizer with 40 parallelisms for 2-PAM Systems Ng, Chee-Kit; Lin, Yu-Chun; Liu, Wei-Chang; Wu, Chin-Feng; Lou, Shyh-Lye
臺大學術典藏 2018-09-10T07:42:01Z A 40Gb/s decision feedback equalizer using back-gate feedback technique Chang-Lin Hsieh;Shen-Iuan Liu; Chang-Lin Hsieh; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2020-06-11T07:06:07Z A 40Gb/s TX and RX chip set in 65nm CMOS Chen, M.-S.;Shih, Y.-N.;Lin, C.-L.;Hung, H.-W.;Lee, J.; Chen, M.-S.; Shih, Y.-N.; Lin, C.-L.; Hung, H.-W.; Lee, J.; JRI LEE
元智大學 2013-08-05 A 40MHZ IF BAND PASS FILTER FOR DSRC SYSTEM Hungwen Lin; Jin-Yi Lin; Min-Tai Chuang
國立交通大學 2015-07-21T08:31:00Z A 40nm 1.0Mb 6T Pipeline SRAM with Digital-Based Bit-Line Under-Drive, Three-Step-Up Word-Line, Adaptive Data-Aware Write-Assist with VCS Tracking and Adaptive Voltage Detector for Boosting Control Liao, Wei-Nan; Lien, Nan-Chun; Chang, Chi-Shin; Chu, Li-Wei; Yang, Hao-I; Chuang, Ching-Te; Jou, Shyh-Jye; Hwang, Wei; Tu, Ming-Hsien; Huang, Huan-Shun; Wang, Jian-Hao; Kan, Paul-Sen; Hu, Yong-Jyun
國立交通大學 2014-12-08T15:35:45Z A 40nm 1.0Mb Pipeline 6T SRAM with Variation-Tolerant Step-Up Word-Line and Adaptive Data-Aware Write-Assist Chang, Chi-Shin; Yang, Hao-I; Liao, Wei-Nan; Lin, Yi-Wei; Lien, Nan-Chun; Chen, Chien-Hen; Chuang, Ching-Te; Hwang, Wei; Jou, Shyh-Jye; Tu, Ming-Hsien; Huang, Huan-Shun; Hu, Yong-Jyun; Kan, Paul-Sen; Cheng, Cheng-Yo; Wang, Wei-Chang; Wang, Jian-Hao; Lee, Kuen-Di; Chen, Chia-Cheng; Shih, Wei-Chiang
國立交通大學 2018-08-21T05:54:34Z A 41.3/26.7 pJ per Neuron Weight RBM Processor Supporting On-Chip Learning/Inference for IoT Applications Tsai, Chang-Hung; Yu, Wan-Ju; Wong, Wing Hung; Lee, Chen-Yi
國立交通大學 2018-08-21T05:56:43Z A 41.3pJ/26.7pJ Per Neuron Weight RBM Processor for on-Chip Learning/Inference Applications Tsai, Chang-Hung; YU, Wan-Jun; Wong, Wing Hung; Lee, Chen-Yi

显示项目 92011-92020 / 2348419 (共234842页)
<< < 9197 9198 9199 9200 9201 9202 9203 9204 9205 9206 > >>
每页显示[10|25|50]项目